Circuit Design

Logic Diagram of CHIPMONC

System Timing

IRSIM Results of Subcells

IRSIM Results of Entire Chip


This is a Group Project for Elec422.
Members: Rebecca Ma | Jill Nelson | Deborah Watt

Back to Table of Contents