

Solving Large-Scale Hybrid Circuit-Antenna Problems

Javad Lavaei, *Student Member, IEEE*, Aydin Babakhani, Ali Hajimiri, and John C. Doyle

Abstract—Motivated by different applications in circuits, electromagnetics, and optics, this paper is concerned with the synthesis of a particular type of linear circuit, where the circuit is associated with a control unit. The objective is to design a controller for this control unit such that certain specifications on the parameters of the circuit are satisfied. It is shown that designing a control unit in the form of a switching network is an NP-complete problem that can be formulated as a rank-minimization problem. It is then proven that the underlying design problem can be cast as a semidefinite optimization if a passive network is designed instead of a switching network. Since the implementation of a passive network may need too many components, the design of a decoupled (sparse) passive network is subsequently studied. This paper introduces a tradeoff between design simplicity and implementation complexity for an important class of linear circuits. The superiority of the developed techniques is demonstrated by different simulations. In particular, for the first time in the literature, a wavelength-size passive antenna is designed, which has an excellent beamforming capability and which can concurrently make a null in at least eight directions.

Index Terms—Antenna radiation pattern, circuit network analysis, circuit optimization, convex optimization, integrated antennas, linear matrix inequalities, reconfigurable antenna.

I. INTRODUCTION

MANY important problems in circuits, electromagnetics (EMs), and optics can be reduced to the analysis and synthesis of some linear systems in the frequency domain. These systems, in the circuit theory, consist of passive elements including resistors, inductors, capacitors, ideal transformers, and ideal gyrators [1]. Since the seminal work [2], there has been a remarkable progress in characterizing such passive (dissipative) systems using the concept of positive real functions. This notion plays a vital role not only in circuit design but also in various control problems [1], [3], [4].

The application of control theory in circuit and communication areas evidently goes beyond the passivity concept. Indeed,

the emerging optimization tools developed by control theorists, such as linear matrix inequalities (LMIs) [5] and sum of squares (SOS) [6], have been successfully applied to a number of fundamental problems in these fields. The study in [7] is one of the earliest works connecting the convex optimization theory to circuit design, whose objective is to optimize the dominant time constant of a linear resistor–capacitor circuit using semidefinite programming. The recent paper [8] proposes an LMI optimization to check whether a given multiport network can be realized using a prespecified set of linear time-invariant components (namely, an inductor and a small-signal model of a transistor). Moreover, the study in [9] formulates the pattern synthesis of large arrays with bound constraints on the sidelobe and main-lobe levels as a semidefinite programming problem.

Different problems in circuits, EMs, and optics may be formulated as an optimization over the parameters of a multiport passive network that is obtained, for instance, via an EM simulation. As an example, it is shown in [10] that a strikingly efficient and practical way to deal with certain complex antenna problems is to extract a circuit model and then to search for the appropriate values of its parameters. The circuit model proposed in [10] is indeed a simple and general model that could be considered as the abstract model of different types of problems. A question arises as to whether there exists a systematic method to study such circuit problems by means of efficient algorithms. This paper basically aims to address this question using the available techniques developed in the control theory, especially the LMI and passivity concepts.

Motivated by the studies in [10] and [11] on the design of on-chip antennas, a linear multiport network is considered in this paper, where certain design specifications on its input admittance and output voltages must be satisfied at a desired frequency. To achieve this, some of the output ports of the network, referred to as *controllable ports*, are connected to a control unit. It is shown that designing a control unit in the form of a switching network that makes the circuit meet the design specifications is an NP-complete problem. Instead, the design of a passive network for the control unit can be cast as a semidefinite optimization. Since a passive network may require many components (elements) for its implementation, the design of a sparse (decoupled) passive controller is also studied. To this end, a rank-minimization problem is obtained, which can be handled using the convex-based heuristic method proposed in [12] (and further studied in [13]). This heuristic method is able to correctly solve the rank-minimization problem in some cases. Note that the main assumption required in this paper is the linearity of the given network at the desired frequency, and hence, the developed technique is not applicable to nonlinear circuits that cannot be satisfactorily linearized at the frequency of interest.

The techniques developed here are applied to two antenna design problems to demonstrate how the optimal antenna configurations with a superior performance can be engineered. In par-

Manuscript received December 11, 2009; revised May 09, 2010; accepted July 22, 2010. Date of publication November 15, 2010; date of current version January 28, 2011. This work was supported in part by ONR MURI N00014-08-1-0747 (“Scalable, Data-driven, and Provably-correct Analysis of Networks”), by ARO MURI W911NF-08-1-0233 (“Tools for the Analysis and Design of Complex Multi-Scale Networks”), and by the Army’s W911NF-09-D-0001 Institute for Collaborative Biotechnology. This paper was recommended by Associate Editor L. B. Goldgeisser.

J. Lavaei and J. C. Doyle are with the Department of Control and Dynamical Systems, California Institute of Technology, Pasadena, CA 91125 USA (e-mail: lavaei@cds.caltech.edu; doyle@cds.caltech.edu).

A. Babakhani is with the Department of Electrical and Computer Engineering, Rice University, Houston, TX 77005-1827 USA (e-mail: aydin.babakhani@rice.edu).

A. Hajimiri is with the Department of Electrical Engineering, California Institute of Technology, Pasadena, CA 91125 USA (e-mail: hajimiri@caltech.edu).




Fig. 1. This is an implementation of an important antenna configuration whose optimal synthesis can be cast as the problem studied in the present paper (see [10] for more details on this chip micrograph).

ticular, an on-chip wavelength-size passive antenna is designed, which can steer the beam to an arbitrary direction and can simultaneously make a null in at least eight directions. This is the first antenna system reported in the literature with such properties, which has a significant beamforming capability. Note that the type of antenna designed here is practically implementable. In particular, we have already implemented a nonoptimal antenna with the same structure as in [10], leading to the chip micrograph shown in Fig. 1.

The rest of this paper is organized as follows. The problem is formulated in Section II, and some practical motivations and related works are then outlined. The main results are developed in Section III. The efficacy of this paper is demonstrated in Section IV through different simulations. Some concluding remarks are drawn in Section V. A proof is finally provided in the Appendix.

II. PROBLEM FORMULATION AND MOTIVATION

Given a natural number n , consider a linear passive $(n + 1)$ -port (reciprocal) network, where ports $1, 2, \dots, n$ play the role of the outputs of the network and port $n + 1$ is the input of the network that is connected to a voltage source with a fixed voltage v_{in} . The output ports of this network are divided into two groups, for a number $z \in \{1, 2, \dots, n - 1\}$, as follows.

- 1) *Output ports* $1, 2, \dots, z$: These ports are the output ports of interest, i.e., the ones whose voltages must satisfy some design specifications (linear constraints).
- 2) *Output ports* $z + 1, z + 2, \dots, n$: These ports are the *controllable* output ports, i.e., the ones that are connected to a control unit and the ones that must be controlled in such a way that the output voltages at ports $1, 2, \dots, z$ as well as the input admittance of the network at port $n + 1$ satisfy certain linear specifications.

Since the output ports $1, 2, \dots, z$ will not be connected to any device/controller and since they are used to only measure their voltages, the current through each of these ports must be zero.

The circuit corresponding to the aforementioned configuration is shown in Fig. 2, which will be referred to as *Circuit 1* throughout this paper. As shown in the figure, let v_p and i_p denote the voltage and current of port p , respectively, for every




Fig. 2. Circuit 1 studied in this paper.




Fig. 3. Distributed circuit with variable impedances.

$p \in \{1, 2, \dots, n\}$. Moreover, let i_{in} be the current at port $n + 1$, and let y_{in} be the input admittance of the linear network. To be more specific about the objective of the present work, consider a desired frequency ω_0 . The goal is to design a controller for the control unit so that the parameters of Circuit 1 at frequency ω_0 satisfy the design specifications

$$|\operatorname{Re}\{v_j - v_j^d\}| \leq \varepsilon_j, \quad \forall j \in \{1, 2, \dots, z\} \quad (1a)$$

$$|\operatorname{Im}\{v_j - v_j^d\}| \leq \bar{\varepsilon}_j, \quad \forall j \in \{1, 2, \dots, z\} \quad (1b)$$

$$|\operatorname{Re}\{y_{in} - y_{in}^d\}| \leq \varepsilon \quad (1c)$$

$$|\operatorname{Im}\{y_{in} - y_{in}^d\}| \leq \bar{\varepsilon} \quad (1d)$$

$$i_j = 0, \quad \forall j \in \{1, 2, \dots, z\} \quad (1e)$$

where the operators $\operatorname{Re}\{\cdot\}$ and $\operatorname{Im}\{\cdot\}$ return the real and imaginary parts of a complex number and

- 1) v_1^d, \dots, v_z^d are the given desired voltages for output ports $1, \dots, z$, respectively;
- 2) y_{in}^d is the desired input admittance;
- 3) $\varepsilon_j, \bar{\varepsilon}_j$ ($\forall j = 1, 2, \dots, z$), ε , and $\bar{\varepsilon}$ are arbitrary nonnegative numbers.

The primary objective of this paper is to study the design of different types of control units, such as switching, passive, and decoupled passive controllers, for Circuit 1 and then to investigate the tradeoff between design simplicity and implementation complexity for each of these types.

Note that the circuit that is being studied here is assumed to be passive and is connected to only one voltage source. However, the results of this paper can be generalized to the case when there are more than one voltage (current) source, and besides, certain active elements exist in the circuit.

A. Simple Illustrative Example

Although the main motivation of the present work is the synthesis of circuits derived from EM structures, it is helpful to illustrate how some generic circuit problems may be modeled as Circuit 1. To this end, consider the simple filter shown in Fig. 3. Assume that the goal is to find the numerical values of the impedances Z_1 to Z_5 in such a way that the input–output gain of the filter is maximized at a prespecified frequency ω_0 . To this end, one can reorganize the elements of this filter to obtain the equivalent model shown in Fig. 4, where the known elements are clustered in the block “linear passive network” and the unknown components are grouped in the block “control unit.” Under this setting, the objective reduces to designing the control unit in




Fig. 4. Filter shown in Fig. 3 is redrawn in the form of Circuit 1.

Fig. 4 so that the magnitude of the observed output of the circuit is maximized. The following three points can be made here.

- 1) The control unit in Fig. 4 is highly structured in the sense that its seven terminal ports are connected to each other in a particular way by the elements Z_1 to Z_5 . How to design a control unit with a prescribed structure will be explained later in Section III-F.
- 2) The linear passive network in Fig. 4 has some distributed elements, namely, transmission lines. However, they can be replaced by their lumped models at frequency ω_0 .
- 3) As a generalization to the feasibility problem defined earlier by (1), one can also maximize some quantity of interest in addition to imposing the constraints given in (1). For example, the magnitude of the observed output of the circuit can be maximized (this is explained in Section III-F).

B. Motivation

Numerical methods and efficient optimization techniques, enabled by increasing the computational power, have been markedly instrumental in advancing the field of modern electrodynamics. The progress in this field, which was limited to the development of analytical models for antenna characteristics such as pattern, efficiency, and impedance, has been greatly influenced by novel numerical techniques in time or frequency domains. Frequency-domain techniques such as the finite element method [15] and the method of moments [16], as well as the time-domain algorithms such as the finite difference technique [17], have been extensively used in designing the EM structures. These numerical methods, combined with optimization techniques such as genetic algorithm [18] and particle swarm optimization (PSO) [19], provide a valuable, but inefficient, tool in designing large-scale EM structures where thousands of passive elements are involved. Indeed, the available numerical techniques iteratively search for a suboptimal solution. Since a new time-consuming EM simulation needs to be run at each iteration, this approach could be really prohibitive due to the exponential number of iterations.

In the recent paper [10], this crucial issue is partially resolved by introducing a novel method, which requires performing the EM simulation only once to extract the equivalent circuit model of the system at a single frequency of interest. The EM problem then reduces to solving a noniterative optimization problem over the parameters of this circuit model. It is noteworthy that this circuit model is in the form of Circuit 1, in which ports $1, 2, \dots, z$ correspond to the receiving antennas at the far field and ports




Fig. 5. Circuit 2 obtained from Circuit 1 by using a switching control unit.

$z+1, \dots, n$ correspond to the controllable ports on the transmitting antenna. Now, ports $z+1, \dots, n$ on the transmitting antenna should be controlled in such a way that the desired voltages are received in the far field of the receiving antennas $1, 2, \dots, z$. Roughly speaking, many problems governed by Maxwell's differential equations seeking optimal values of the termination impedances/voltages can be converted to the circuit problem introduced earlier.

C. Related Work

The study in [7] studies a linear resistor–capacitor (RC) circuit described by the differential equation

$$C \frac{d\mathbf{v}(t)}{dt} = -G(\mathbf{v}(t) - \mathbf{u}(t)) \quad (2)$$

where $C \in \mathbf{R}^{n \times n}$ and $G \in \mathbf{R}^{n \times n}$ are the symmetric positive-definite capacitance and conductance matrices to be designed, $\mathbf{v}(t) \in \mathbf{R}^n$ is a vector of the node voltages, and $\mathbf{u}(t) \in \mathbf{R}^n$ is a vector of the independent voltage sources. Let $\mathbf{x} := [x_1 \ x_2 \ \dots \ x_n]$ be a vector of unknown design parameters, and assume that matrices C and G that are being sought are required to depend affinely on \mathbf{x} , i.e.,

$$\begin{aligned} C &= C_0 + C_1 x_2 + \dots + C_n x_n \\ G &= G_0 + G_1 x_2 + \dots + G_n x_n \end{aligned}$$

where C_0, \dots, C_n and G_0, \dots, G_n are some given matrices. It is shown in [7] that the problem of finding the parameter vector \mathbf{x} in such a way that the dominant time constant of the circuit (2) is optimized can be cast as a semidefinite programming problem. The present work deals with another type of circuit problem, which is more complicated than the one tackled in [7]. The reason is that the control unit that is to be designed for Circuit 1 may not be characterizable as an affine function of the design parameters v_1, v_2, \dots, v_z and y_{in} . However, it will be shown in this paper that the underlying problem can also be cast as a semidefinite programming problem.

III. MAIN RESULTS

Different types of control units will be designed for Circuit 1 in the following sections.

A. Switching Control Unit

Motivated by the antenna application [10] discussed earlier, the most desirable (and simplest) type of control unit is likely a switching controller, which connects every port $p \in \{z+1, \dots, n\}$ to an ideal switch that is either on or off (the switch connected to port p is called *switch_p*). This is shown in Fig. 5, and the corresponding circuit is referred to as *Circuit 2*. The problem that is being addressed here is formalized next.

Problem 1: Find whether it is possible to turn on a subset of switches $z+1, z+2, \dots, n$ in Circuit 2 so that the design specifications given in (1) are all satisfied.

To analyze Circuit 2, introduce the shorthand notations

$$\begin{aligned} \mathbf{i} &= [i_1 \quad i_2 \quad \cdots \quad i_n] \\ \mathbf{v} &= [v_1 \quad v_2 \quad \cdots \quad v_n]. \end{aligned}$$

One can write a number of equations as

$$[\mathbf{i} \quad i_{\text{in}}] = [\mathbf{v} \quad v_{\text{in}}] Y_s \quad (3a)$$

$$i_{\text{in}} = y_{\text{in}} v_{\text{in}} \quad (3b)$$

$$i_j = 0, \quad \forall j \in \{1, 2, \dots, z\} \quad (3c)$$

where Y_s denotes the admittance transfer function of the linear passive $(n+1)$ -port network (the middle block in the circuit) at a given frequency ω_0 or, equivalently, the Y -parameter matrix of the network at frequency ω_0 . Note that Y_s is a complex-valued matrix whose real and imaginary parts are both symmetric.

Denote the set of complex numbers with \mathbf{C} . Define $\{\mathbf{e}_1, \mathbf{e}_2, \dots, \mathbf{e}_n\}$ and $\{\tilde{\mathbf{e}}_1, \tilde{\mathbf{e}}_2, \dots, \tilde{\mathbf{e}}_{n+1}\}$ to be the sets of standard basis vectors of \mathbf{R}^n and \mathbf{R}^{n+1} , respectively. Throughout this paper, the notation \succ is used to show the matrix inequalities in the positive definite sense. The symbol “*” is also used to denote the conjugate transpose of a matrix. The following theorem recasts Problem 1 as an optimization problem.

Theorem 1: Minimize the rank of the matrix

$$\begin{bmatrix} X & \begin{bmatrix} \mathbf{u}^* \\ v_{\text{in}} \end{bmatrix} \\ [\mathbf{u} \quad v_{\text{in}}] & 1 \end{bmatrix} \quad (4)$$

for the variables $X \in \mathbf{C}^{(n+1) \times (n+1)}$ and $\mathbf{u} \in \mathbf{C}^{1 \times n}$ that are subject to the constraints

$$|\text{Re}\{\mathbf{u}\mathbf{e}_j - v_j^d\}| \leq \varepsilon_j, \quad \forall j \in \{1, 2, \dots, z\} \quad (5a)$$

$$|\text{Im}\{\mathbf{u}\mathbf{e}_j - v_j^d\}| \leq \bar{\varepsilon}_j, \quad \forall j \in \{1, 2, \dots, z\} \quad (5b)$$

$$|\text{Re}\{[v_{\text{in}}^{-1}\mathbf{u} \quad 1] Y_s \tilde{\mathbf{e}}_{n+1} - y_{\text{in}}^d\}| \leq \varepsilon \quad (5c)$$

$$|\text{Im}\{[v_{\text{in}}^{-1}\mathbf{u} \quad 1] Y_s \tilde{\mathbf{e}}_{n+1} - y_{\text{in}}^d\}| \leq \bar{\varepsilon} \quad (5d)$$

$$[\mathbf{u} \quad v_{\text{in}}] Y_s \tilde{\mathbf{e}}_j = 0, \quad \forall j \in \{1, 2, \dots, z\} \quad (5e)$$

$$\mathbf{x}_j Y_s \tilde{\mathbf{e}}_j = 0, \quad \forall j \in \{z+1, \dots, n\} \quad (5f)$$

$$X = X^* \quad (5g)$$

where \mathbf{x}_j denotes the j th row of matrix X . Problem 1 is feasible if and only if the value of the minimum rank is equal to one, in which case a feasible solution can be extracted as follows: for every $j \in \{z+1, \dots, n\}$, turn on switch j if and only if the j th entry of \mathbf{u} is zero.

Proof of Necessity: Assume that Problem 1 has a feasible solution. Let k denote the number of switches whose connection makes the design specifications given in (1) be satisfied. Denote the set of such switches with $\{p_1, p_2, \dots, p_k\} \subseteq \{z+1, \dots, n\}$. The goal is to construct a matrix $X \in \mathbf{C}^{(n+1) \times (n+1)}$ and a vector $\mathbf{u} \in \mathbf{C}^{1 \times n}$ for which the rank of matrix (4) is one, and in addition, the constraints in (5) are all satisfied. To this end, consider Circuit 2, with switches p_1, p_2, \dots, p_k turned on (and the remaining switches turned off). One can write

$$\begin{aligned} v_j &= 0, & \forall j \in \{p_1, p_2, \dots, p_k\} \\ i_j &= 0, & \forall j \in \{z+1, z+2, \dots, n\} \setminus \{p_1, p_2, \dots, p_k\}. \end{aligned}$$

This implies that

$$v_j^* i_j = 0, \quad \forall j \in \{z+1, z+2, \dots, n\}. \quad (6)$$

On the other hand, it follows from (3a) that

$$i_j = [\mathbf{v} \quad v_{\text{in}}] Y_s \tilde{\mathbf{e}}_j, \quad \forall j \in \{1, 2, \dots, n\}. \quad (7)$$

Equation (7) can be substituted into (6) to obtain

$$v_j^* [\mathbf{v} \quad v_{\text{in}}] Y_s \tilde{\mathbf{e}}_j = 0, \quad \forall j \in \{z+1, z+2, \dots, n\}. \quad (8)$$

Define

$$\mathbf{u} := \mathbf{v} \quad X := \begin{bmatrix} \mathbf{v}^* \\ v_{\text{in}} \end{bmatrix} [\mathbf{v} \quad v_{\text{in}}]. \quad (9)$$

The constraints given in (5) are all satisfied for this particular choice of X and \mathbf{u} because of the following observations.

1) In light of the relations

$$\begin{aligned} v_j &= \mathbf{v}\mathbf{e}_j, & \forall j \in \{1, 2, \dots, z\} \\ y_{\text{in}} &= v_{\text{in}}^{-1} i_{\text{in}} = v_{\text{in}}^{-1} [\mathbf{v} \quad v_{\text{in}}] Y_s \tilde{\mathbf{e}}_{n+1} \end{aligned}$$

the constraints (5a)–(5d) in Theorem 1 correspond to the design specifications (1a)–(1d), respectively, which are already assumed to hold when switches p_1, p_2, \dots, p_k are turned on.

2) The constraint (5e) corresponds to the design specification (1e) [due to the equality (7)].

3) The constraint (5f) corresponds to the relation (8) on noting that

$$\mathbf{x}_j = v_j^* [\mathbf{v} \quad v_{\text{in}}], \quad \forall j \in \{1, 2, \dots, n\}.$$

4) The condition $X = X^*$ given in (5g) holds due to the definition of matrix X in (9) as

$$X = \begin{bmatrix} \mathbf{v}^* \\ v_{\text{in}} \end{bmatrix} [\mathbf{v} \quad v_{\text{in}}].$$

5) The rank of the matrix provided in (4) is equal to one in light of the vector decomposition

$$\begin{bmatrix} X & \begin{bmatrix} \mathbf{u}^* \\ v_{\text{in}} \end{bmatrix} \\ [\mathbf{u} \quad v_{\text{in}}] & 1 \end{bmatrix} = \begin{bmatrix} \mathbf{v}^* \\ v_{\text{in}} \\ 1 \end{bmatrix} [\mathbf{v} \quad v_{\text{in}} \quad 1].$$

Proof of Sufficiency: Assume that there exist a matrix $X \in \mathbf{C}^{(n+1) \times (n+1)}$ and a vector $\mathbf{u} \in \mathbf{C}^{1 \times n}$ such that the rank of matrix (4) is equal to one and such that the constraints in (5) are all satisfied. Identify every index $j \in \{z+1, \dots, n\}$ for which the j th entry of \mathbf{u} is zero, and denote the set of all such indices as $\{p_1, p_2, \dots, p_k\}$. The intent is to prove that Problem 1 is feasible, and indeed, the design specifications (1) are satisfied for Circuit 2 when switches p_1, p_2, \dots, p_k are turned on. To this end, consider the matrix

$$\begin{bmatrix} X & \begin{bmatrix} \mathbf{u}^* \\ v_{\text{in}} \end{bmatrix} \\ [\mathbf{u} \quad v_{\text{in}}] & 1 \end{bmatrix} \quad (10)$$

whose rank is assumed to be one. Since X satisfies constraint (5g), this matrix is Hermitian. Since the aforementioned matrix is both Hermitian and rank 1, one can apply the singular value decomposition theorem to this matrix to infer that there exists

a vector $\alpha \in \mathbf{C}^{n+2}$ such that this matrix is equal to either $\alpha\alpha^*$ or $-\alpha\alpha^*$. However, the last diagonal entry of matrix (10), being equal to one, does not allow this matrix to be equal to the negative semidefinite matrix $-\alpha\alpha^*$. Hence

$$\begin{bmatrix} X & \begin{bmatrix} \mathbf{u}^* \\ v_{\text{in}} \\ 1 \end{bmatrix} \\ \begin{bmatrix} \mathbf{u} & v_{\text{in}} \end{bmatrix} & \end{bmatrix} = \alpha\alpha^*.$$

This relation can be simplified to obtain

$$\alpha^* = \pm[\mathbf{u} \quad v_{\text{in}} \quad 1].$$

As a result, X satisfies the equation

$$X = \begin{bmatrix} \mathbf{u}^* \\ v_{\text{in}} \end{bmatrix} \begin{bmatrix} \mathbf{u} & v_{\text{in}} \end{bmatrix}. \quad (11)$$

Define now

$$\tilde{\mathbf{u}} := [\mathbf{u} \quad v_{\text{in}}]Y_s \quad (12)$$

and denote the j th entries of \mathbf{u} and $\tilde{\mathbf{u}}$ with u_j and \tilde{u}_j , respectively, for every $j \in \{1, 2, \dots, n\}$. Equality (5e) yields

$$\tilde{u}_j = 0, \quad \forall j \in \{1, 2, \dots, z\}.$$

Likewise, (5f), (11), and (12) lead to

$$u_j^* \tilde{u}_j = 0, \quad \forall j \in \{z+1, z+2, \dots, n\}$$

or

$$\tilde{u}_j = 0, \quad \forall j \in \{z+1, z+2, \dots, n\} \setminus \{p_1, p_2, \dots, p_k\}$$

(because u_j is assumed to be nonzero if $j \in \{z+1, z+2, \dots, n\} \setminus \{p_1, p_2, \dots, p_k\}$). So far, it is shown that there are two vectors $\mathbf{u} \in \mathbf{C}^{1 \times n}$ and $\tilde{\mathbf{u}} \in \mathbf{C}^{1 \times (n+1)}$ such that

- 1) the relation $\tilde{\mathbf{u}} = [\mathbf{u} \quad v_{\text{in}}]Y_s$ holds;
- 2) \tilde{u}_j is equal to zero for every $j \in \{1, 2, \dots, z\}$;
- 3) u_j is equal to zero for every $j \in \{p_1, p_2, \dots, p_k\}$;
- 4) \tilde{u}_j is equal to zero for every $j \in \{z+1, z+2, \dots, n\} \setminus \{p_1, p_2, \dots, p_k\}$.

It can be concluded from these properties and the set of equations in (3) that

$$\mathbf{u} = \mathbf{v} \quad \tilde{\mathbf{u}} = [\mathbf{i} \quad i_{\text{in}}]$$

where \mathbf{v} , \mathbf{i} , and i_{in} are the parameters of Circuit 2 when switches p_1, p_2, \dots, p_k are turned on. Now, notice that the design specifications (1a)–(1e) are equivalent to (5a)–(5e) in Theorem 1, respectively (see the proof of necessity for an explanation of this equivalency). Hence, the design specifications are satisfied for this particular switching in Circuit 2. ■

Theorem 1 states that Problem 1 is tantamount to an optimization problem whose constraints are all linear. However, the rank of a Hermitian matrix is to be minimized, which makes the problem nonconvex. Since a rank-minimization problem is NP-hard in general, there may not be an efficient algorithm to exactly solve it. The possibility of using a heuristic method to solve this problem will be discussed later in Section III-D.

A question arises as to whether it is possible to convert Problem 1 to another optimization problem that can be ef-




Fig. 6. Circuit 3 obtained from Circuit 1 by using a linear and passive control unit.

ficiently solved using deterministic algorithms (rather than randomized or heuristic algorithms). This question is tackled in the Appendix, where it is shown that Problem 1 is NP-complete, which makes it one of the hardest problems from the computational point of view. An intuitive argument for the NP-completeness of Problem 1 is as follows: *the constraint that each controllable port must be connected to an ideal switch can be interpreted as the input power of each port must be exactly zero. Since the power is a nonconvex function of the voltage and current parameters, deciding whether there are appropriate voltage and current values to make several power terms precisely equal to zero becomes a hard problem.*

We wish to study how Problem 1 can be slightly modified so that it becomes convex. This is the crux of the next section.

B. Passive Control Unit

The nonconvexity of Problem 1 originates from the fact that the output ports $z+1, z+2, \dots, n$ are controlled by ideal switches. In this part, let the control unit in Circuit 1 be a general linear and strictly passive network, as opposed to a switching network. This leads to Circuit 3, shown in Fig. 6. Henceforth, assume that the network corresponding to the admittance Y_s is *strictly* passive (rather than being only passive). The objective of this section is formalized in the following.

Problem 2: Find whether it is possible to design a control unit in the form of a linear and strictly passive (reciprocal) network such that the design specifications given in (1) are met for Circuit 3.

Let Y denote the admittance of the linear and strictly passive network that is being designed at a given frequency ω_0 . Note that the reciprocity condition in the aforementioned problem can be translated as the real and imaginary parts of Y are both symmetric. It is aimed to show that Problem 2 can be turned into a convex optimization problem with a simple form. In what follows, a lemma is presented, which will be used later to prove this important result.

Lemma 1: Given symmetric matrices $M, N \in \mathbf{R}^{n \times n}$, if M is nonsingular, then the following statements are equivalent.

- 1) M is a positive definite matrix.
- 2) $M + NM^{-1}N$ is a positive definite matrix.

Proof: First, assume that M is a positive definite matrix. Thus, M^{-1} is positive definite and so is $NM^{-1}N$. This implies that $M + NM^{-1}N$ is a positive definite matrix. So far, it

is shown that 1) implies 2). To complete the proof, it remains to show that the converse statement is also true. To this end, assume that $M + NM^{-1}N$ is a positive definite matrix. Define the matrices

$$\begin{aligned} P &:= \begin{bmatrix} M & N \\ N & -M \end{bmatrix} \\ T &:= \begin{bmatrix} I & -NM^{-1} \\ 0 & I \end{bmatrix} \\ Q &:= \begin{bmatrix} M + NM^{-1}N & 0 \\ 0 & -M \end{bmatrix}. \end{aligned} \quad (13)$$

It is easy to verify that $P = TQT^*$. Denote the number of positive, negative, and zero eigenvalues of the symmetric matrix P with η_1 , η_2 , and η_3 , respectively. Analogously, denote the same quantities of matrix Q with the triple $(\bar{\eta}_1, \bar{\eta}_2, \bar{\eta}_3)$. Since matrix T is nonsingular, applying the Sylvester's Law of Inertia to the relation $P = TQT^*$ yields

$$(\eta_1, \eta_2, \eta_3) = (\bar{\eta}_1, \bar{\eta}_2, \bar{\eta}_3). \quad (14)$$

On the other hand, it can be concluded from the Hamiltonian structure of matrix P that

$$\eta_1 = \eta_2. \quad (15)$$

Furthermore, since every eigenvalue of $M + NM^{-1}N$ is an eigenvalue of Q and since all eigenvalues of $M + NM^{-1}N$ are positive, the quantity $\bar{\eta}_1$ is at least equal to n . In light of the equalities (14) and (15), the relation $\bar{\eta}_1 \geq n$ is possible only if $\eta_1 = \eta_2 = \bar{\eta}_1 = \bar{\eta}_2 = n$. Thus, matrix Q has n negative eigenvalues. Nonetheless, the negative eigenvalues of this matrix are the same as those of matrix $-M$; hence, $-M \in \mathbf{R}^{n \times n}$ has the maximum number of negative eigenvalues. This simply proves that the eigenvalues of M are all positive, which completes the proof. ■

Decompose matrix Y_s in a block form as

$$Y_s = \begin{bmatrix} W_{11} & W_{12} & W_{13} \\ W_{21} & W_{22} & W_{23} \\ W_{31} & W_{32} & W_{33} \end{bmatrix}$$

where $W_{11} \in \mathbf{C}^{z \times z}$, $W_{22} \in \mathbf{C}^{(n-z) \times (n-z)}$, and $W_{33} \in \mathbf{C}$. For the given symmetric square matrices A and B of the same dimension with $\det(A) \neq 0$, it can be verified that

$$(A + Bi)^{-1} = (A + BA^{-1}B)^{-1} - (A + BA^{-1}B)^{-1}BA^{-1}; \quad (16)$$

where “ i ” stands for the imaginary unit. This identity will be exploited in the next theorem.

Theorem 2: Problem 2 is feasible if and only if there exist symmetric matrices $M, N \in \mathbf{R}^{(n-z) \times (n-z)}$ and vectors $\mathbf{u}_1 \in \mathbf{C}^{1 \times z}$ and $\mathbf{u}_2 \in \mathbf{C}^{1 \times (n-z)}$ such that

$$\begin{bmatrix} (\operatorname{Re}\{W_{22} - W_{21}W_{11}^{-1}W_{12}\})^{-1} - M & N \\ N & M \end{bmatrix} \succ 0 \quad (17)$$

and such that

$$|\operatorname{Re}\{\mathbf{u}_1 \quad \mathbf{u}_2\}e_j - v_j^d\}| \leq \varepsilon_j, \quad \forall j \in \{1, 2, \dots, z\} \quad (18a)$$

$$|\operatorname{Im}\{\mathbf{u}_1 \quad \mathbf{u}_2\}e_j - v_j^d\}| \leq \bar{\varepsilon}_j, \quad \forall j \in \{1, 2, \dots, z\} \quad (18b)$$

$$|\operatorname{Re}\{v_{\text{in}}^{-1}\mathbf{u}_1 W_{13} + v_{\text{in}}^{-1}\mathbf{u}_2 W_{23} + W_{33} - y_{\text{in}}^d\}| \leq \varepsilon \quad (18c)$$

$$|\operatorname{Im}\{v_{\text{in}}^{-1}\mathbf{u}_1 W_{13} + v_{\text{in}}^{-1}\mathbf{u}_2 W_{23} + W_{33} - y_{\text{in}}^d\}| \leq \bar{\varepsilon} \quad (18d)$$

$$\mathbf{u}_1 = -\mathbf{u}_2 W_{21} W_{11}^{-1} - v_{\text{in}} W_{31} W_{11}^{-1} \quad (18e)$$

$$\mathbf{u}_2 = v_{\text{in}} (W_{31} W_{11}^{-1} W_{12} - W_{32}) (M + Ni). \quad (18f)$$

Moreover, if there exist such matrices M and N satisfying the aforementioned constraints, then one candidate for the admittance matrix Y is

$$Y = (M + Ni)^{-1} - W_{22} + W_{21} W_{11}^{-1} W_{12}. \quad (19)$$

Proof of Necessity: Assume that there exists a linear and passive controller (control unit) with an admittance Y at frequency ω_0 such that the design specifications listed in (1) are satisfied for Circuit 3 under this controller. The objective is to prove that there exist symmetric matrices $M, N \in \mathbf{R}^{(n-z) \times (n-z)}$ and vectors $\mathbf{u}_1 \in \mathbf{C}^{1 \times z}$ and $\mathbf{u}_2 \in \mathbf{C}^{1 \times (n-z)}$ for which the constraints given in (17) and (18) are satisfied. For this purpose, consider Circuit 3 under the passive network Y , and define the vectors

$$\mathbf{v}_1 = [v_1 \quad v_2 \quad \dots \quad v_z]$$

$$\mathbf{v}_2 = [v_{z+1} \quad v_{z+2} \quad \dots \quad v_n].$$

Two equations can be written for Circuit 3 as follows:

$$\begin{aligned} [\mathbf{i} \quad i_{\text{in}}] &= [\mathbf{v}_1 \quad \mathbf{v}_2 \quad v_{\text{in}}] Y_s \\ [\mathbf{i} \quad i_{\text{in}}] &= -[\mathbf{v}_1 \quad \mathbf{v}_2 \quad v_{\text{in}}] \begin{bmatrix} 0 & 0 & 0 \\ 0 & Y & 0 \\ 0 & 0 & -y_{\text{in}} \end{bmatrix}. \end{aligned} \quad (20)$$

These equations can be combined to obtain

$$\begin{aligned} \mathbf{v}_1 W_{11} + \mathbf{v}_2 W_{21} + v_{\text{in}} W_{31} &= 0 \\ \mathbf{v}_1 W_{12} + \mathbf{v}_2 (W_{22} + Y) + v_{\text{in}} W_{32} &= 0 \\ \mathbf{v}_1 W_{13} + \mathbf{v}_2 W_{23} + v_{\text{in}} (W_{33} - y_{\text{in}}) &= 0. \end{aligned}$$

The aforementioned relations can be manipulated to arrive at

$$\mathbf{v}_1 = -\mathbf{v}_2 W_{21} W_{11}^{-1} - v_{\text{in}} W_{31} W_{11}^{-1} \quad (21a)$$

$$\mathbf{v}_2 = v_{\text{in}} (W_{31} W_{11}^{-1} W_{12} - W_{32}) \tilde{Y} \quad (21b)$$

$$y_{\text{in}} = v_{\text{in}}^{-1} \mathbf{v}_1 W_{13} + v_{\text{in}}^{-1} \mathbf{v}_2 W_{23} + W_{33} \quad (21c)$$

where

$$\tilde{Y} := (W_{22} - W_{21} W_{11}^{-1} W_{12} + Y)^{-1}. \quad (22)$$

Note that the invertibility of the term $W_{22} - W_{21} W_{11}^{-1} W_{12} + Y$ follows from the strict passivity of Y and Y_s . It is desired to show that constraints (17) and (18) in Theorem 2 hold if M, N, \mathbf{u}_1 , and \mathbf{u}_2 are defined as

$$M := \operatorname{Re}\{\tilde{Y}\} \quad N := \operatorname{Im}\{\tilde{Y}\}$$

$$\mathbf{u}_1 := \mathbf{v}_1 \quad \mathbf{u}_2 := \mathbf{v}_2.$$

To this end, first observe that M and N are symmetric matrices due to the reciprocity of Y and Y_s . Moreover, it can be con-

cluded from the aforementioned definitions and (21c) that the constraints (18a)–(18d) correspond to the design specifications (1a)–(1d), respectively, which are assumed to hold for Circuit 3. The constraints (18e) and (18f), on the other hand, are satisfied in light of the relations (21a) and (21b). The only challenging part is to show that inequality (17) in Theorem 2 holds. For this purpose, notice that the strict passivity of the network associated with Y implies the relation $\text{Re}\{Y\} \succ 0$ [1]. By applying identity (16) to (22) and by using this fact, one can write

$$\begin{aligned} \text{Re}\{Y\} &= \text{Re}\left\{\tilde{Y}^{-1} - W_{22} + W_{21}W_{11}^{-1}W_{12}\right\} \\ &= (M + NM^{-1}N)^{-1} \\ &\quad - \text{Re}\{W_{22} - W_{21}W_{11}^{-1}W_{12}\} \succ 0. \end{aligned} \quad (23)$$

Since the term $(W_{22} - W_{21}W_{11}^{-1}W_{12})^{-1}$ is the (1,1) block entry of the inverse of the matrix

$$\begin{bmatrix} W_{11} & W_{12} \\ W_{21} & W_{22} \end{bmatrix}$$

which is a principal submatrix of Y_s , it follows from the strict passivity of the admittance matrix Y_s that

$$\text{Re}\{W_{22} - W_{21}W_{11}^{-1}W_{12}\} \succ 0. \quad (24)$$

Inequalities (23) and (24) lead to

$$(M + NM^{-1}N)^{-1} \succ \text{Re}\{W_{22} - W_{21}W_{11}^{-1}W_{12}\} \succ 0. \quad (25)$$

The following two properties can be deduced from this relation.

1) First, Lemma 1 yields

$$M \succ 0. \quad (26)$$

2) Second, inequality (25) can be rearranged to obtain

$$(\text{Re}\{W_{22} - W_{21}W_{11}^{-1}W_{12}\})^{-1} \succ M + NM^{-1}N$$

or equivalently

$$(\text{Re}\{W_{22} - W_{21}W_{11}^{-1}W_{12}\})^{-1} - M \succ NM^{-1}N. \quad (27)$$

Schur's complement formula can be used to conclude that inequalities (26) and (27) are equivalent to (17). This completes the proof of necessity.

Proof of Sufficiency: Since the proof can be carried out in line with the approach taken at the proof of necessity, only a sketch of the proof will be provided here. Assume that the constraints given in (17) and (18) are satisfied for some symmetric matrices $M, N \in \mathbf{R}^{(n-z) \times (n-z)}$ and vectors $\mathbf{u}_1 \in \mathbf{C}^{1 \times z}$ and $\mathbf{u}_2 \in \mathbf{C}^{1 \times (n-z)}$. The goal is to show that the design specifications listed in (1) are met for Circuit 3 if the admittance Y of the passive controller (at frequency ω_0) is considered as

$$Y = (M + Ni)^{-1} - W_{22} + W_{21}W_{11}^{-1}W_{12}.$$

For this choice of matrix Y , it follows from (18f) and (21b) that \mathbf{u}_2 is equal to \mathbf{v}_2 . Then, it can be concluded from (18e) and (21a) that $\mathbf{u}_1 = \mathbf{v}_1$. Now, one can easily verify that the design specifications (1a)–(1d) correspond to the inequalities

(18a)–(18d), respectively, which are assumed to hold. On the other hand, the design specification (1e) is satisfied in light of the relation (18e) and the equality

$$[i_1 \quad i_2 \quad \cdots \quad i_z] = v_1 W_{11} + v_2 W_{21} + v_{in} W_{31}$$

[see (20)]. Hence, it only remains to show that matrix Y introduced earlier corresponds to a strictly passive network. This can be shown using Lemma 1 and Schur's complement formula in line with the argument pursued in the proof of necessity. The details are omitted for brevity. ■

Regarding the optimization problem proposed in Theorem 2, it is easy to observe that the constraints are all linear. Therefore, Theorem 2 states that Problem 2 is equivalent to an LMI feasibility problem, which can be handled efficiently using a proper software tool such as YALMIP or SOSTOOLS [22], [23]. This signifies that replacing switches with a passive network facilitates the circuit design at the cost of complicating its implementation in practice. In the case when it is strictly required to design a collection of switches, Theorem 2 is still useful. Indeed, since Circuit 2 is a special form of Circuit 3, the infeasibility of Problem 2 implies the infeasibility of Problem 1. As a result, one can regard the LMI problem proposed in Theorem 2 as a sanity test for checking the feasibility of Problem 1.

Assume that Problem 2 is feasible, and therefore, an admittance matrix Y (at frequency ω_0) can be obtained by solving the feasibility problem given in Theorem 2. The next step is to design a reciprocal passive network whose corresponding admittance transfer function at frequency ω_0 is equal to Y . To find such a network, note that the real part of Y is a positive definite matrix and that its imaginary part is symmetric. As a result, matrix Y can be expressed as

$$Y = T_1 + T_2 i$$

where T_1 and $T_2 \in \mathbf{R}^{(n-z) \times (n-z)}$ are both symmetric, and T_1 is positive definite. Define an admittance transfer function $Y(s)$ as

$$Y(s) = T_1 + \frac{1}{\omega_0} T_2 s, \quad \forall s \in \mathbf{C}.$$

It is evident that $Y(i\omega_0) = Y$. On the other hand, $Y(s)$ can be implemented by the parallel connection of two $(n-z)$ -port networks: 1) a resistive network with the conductance matrix T_1 and 2) a reactive network with the susceptance matrix $(1/\omega_0)T_2$. Note that some ideal transformers might also be needed to realize $Y(s)$ due to the multiport nature of the network. One can refer to [1] and [2] for the detailed discussions on the realization of a given admittance matrix by passive elements.

C. Decoupled Passive Control Unit

The main issue with the admittance matrix Y obtained in Theorem 2 is that its corresponding passive network could potentially have several components (electrical elements), which may complicate its implementation. To circumvent this drawback, one can impose a sparsity constraint on Y to make it diagonal. Note that Circuit 3, under a passive control unit with a diagonal admittance transfer function, is equivalent to *Circuit 4*,




Fig. 7. Circuit 4 obtained from Circuit 1 by using a decoupled, linear, and passive control unit.

shown in Fig. 7. Alternatively, one can reason that Circuit 4 is obtained from Circuit 2 (as opposed to Circuit 3) by replacing the ideal switches with varactors. Define Problem 3 to be the same as Problem 2 but under the additional constraint of the diagonality of Y . It will be shown in the sequel that Problem 3 is nonconvex. However, there is a good heuristic method for this problem, as tested on several practical examples.

Theorem 3: Minimize the rank of the matrix

$$\begin{bmatrix} \bar{P} & I \\ I & P \end{bmatrix} \quad (28)$$

for vectors $\mathbf{u}_1 \in \mathbf{C}^{1 \times z}$ and $\mathbf{u}_2 \in \mathbf{C}^{1 \times (n-z)}$, symmetric matrices $M, N \in \mathbf{R}^{(n-z) \times (n-z)}$, and diagonal matrices $D_1, D_2 \in \mathbf{R}^{(n-z) \times (n-z)}$ that are subject to the constraints given in (18) and

$$\begin{aligned} D_1 &> 0 \\ M &\succ 0 \end{aligned}$$

where P and \bar{P} are provided in (13) and (29), respectively ((29) is shown at the bottom of the page). Problem 3 is feasible if and only if the value of the minimum rank is less than or equal to $2(n-z)$, in which case the feasible solution for the diagonal admittance matrix Y is as follows:

$$Y = D_1 + D_2\mathbf{i}.$$

Proof: When there is no diagonality constraint on matrix Y , a necessary and sufficient condition for the existence of a desirable network is provided in Theorem 2. Hence, it suffices to incorporate this extra constraint into the aforementioned condition. To this end, write Y as $D_1 + D_2\mathbf{i}$, where D_1 and D_2 are required to be diagonal. It results from (19) that

$$D_1 + D_2\mathbf{i} + W_{22} - W_{21}W_{11}^{-1}W_{12} = (M + N\mathbf{i})^{-1}. \quad (30)$$

Applying identity (16) to the aforementioned equation yields

$$\begin{aligned} D_1 + \operatorname{Re} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} &= (M + NM^{-1}N)^{-1} \\ D_2 + \operatorname{Im} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} &= -(M + NM^{-1}N)^{-1} \\ &\quad \times NM^{-1}. \end{aligned}$$

These equations can be written in the matrix form (31) (see equation at the bottom of the page) or equivalently $\bar{P} = P^{-1}$. On the other hand

$$\begin{bmatrix} \bar{P} & I \\ I & P \end{bmatrix} = \begin{bmatrix} I & P^{-1} \\ 0 & I \end{bmatrix} \begin{bmatrix} \bar{P} - P^{-1} & 0 \\ 0 & P \end{bmatrix} \begin{bmatrix} I & 0 \\ P^{-1} & I \end{bmatrix}. \quad (32)$$

In light of the equality $\bar{P} - P^{-1} = 0$ and the nonsingularity of P , it follows from the aforementioned equation that the rank of the matrix given in (28) is exactly equal to $2(n-z)$. So far, it is shown that the diagonality of matrix Y implies the aforementioned rank constraint. To prove the converse statement, notice that the condition $M \succ 0$ makes the Hamiltonian matrix P nonsingular (see the proof of Lemma 1). This, together with identity (32), implies that, if the rank of the matrix in (28) is less than or equal to $2(n-z)$, then the matrix $P - \bar{P}^{-1}$ must be zero. This result leads to (30), which is indeed a diagonality constraint on matrix Y . Moreover, one can easily replace the passivity constraint (17) given in Theorem 2 with the condition $D_1 > 0$ because the real part of matrix Y is equal to D_1 . ■

Remark 1: Unlike Problem 2 that had a convex formulation, Problem 3 turned out to be a rank-minimization problem that is not convex. A question arises as to what makes Problem 3 hard. To answer this question, consider the special case when the circuit is resistive and when the controller to be designed needs to be resistive as well. This particular case makes all complex variables real valued, which will reveal later the design difficulties. Notice that, since each controllable port must be connected to a resistor, the following power constraints should be satisfied:

$$v_j i_j \leq 0, \quad \forall j \in \{z+1, \dots, n\}. \quad (33)$$

Given $j \in \{z+1, \dots, n\}$, this means that one of the cases $v_j \leq 0, i_j \geq 0$ or $v_j \geq 0, i_j \leq 0$ must occur, which implies that there are two possibilities for the parameters (v_j, i_j) . Hence, it follows from (33) that there are 2^{n-z} possibilities for the parameters $(v_{z+1}, \dots, v_n, i_{z+1}, \dots, i_n)$. As a result, the aforementioned power constraints correspond to a nonconvex feasibility region that is composed of an exponential number (2^{n-z}) of convex parts attached to each other at the origin. This highly nonconvex feasibility region is the source of difficulty in tackling Problem 3.

$$\bar{P} := \begin{bmatrix} D_1 + \operatorname{Re} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} & -D_2 - \operatorname{Im} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} \\ -D_2 - \operatorname{Im} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} & -D_1 - \operatorname{Re} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} \end{bmatrix} \quad (29)$$

$$\begin{bmatrix} D_1 + \operatorname{Re} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} & -D_2 - \operatorname{Im} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} \\ -D_2 - \operatorname{Im} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} & -D_1 - \operatorname{Re} \{W_{22} - W_{21}W_{11}^{-1}W_{12}\} \end{bmatrix} = \begin{bmatrix} M & N \\ N & -M \end{bmatrix}^{-1} \quad (31)$$

D. Heuristic Method for Rank Minimization

Since the optimization problems given in Theorems 1 and 3 are associated with the rank constraints, the objective of this part is to study the rank-minimization problems. Consider a standard rank optimization problem in the form of

$$\begin{aligned} & \text{minimize } \text{rank}(X) \\ & \text{subject to } \mathcal{A}(X) = b \end{aligned} \quad (34)$$

where

$$\begin{aligned} X & \quad \text{an } n_1 \times n_2 \text{ matrix decision variable} \\ & \quad (n_1 \text{ and } n_2 \text{ are given numbers}); \\ \mathcal{A} : \mathbf{R}^{n_1 \times n_2} & \rightarrow \mathbf{R}^m \quad \text{a known linear map;} \\ b & \quad \text{a given vector in } \mathbf{R}^m \end{aligned}$$

It is known that the optimization problem (34) is NP-hard, in general. However, several heuristic methods have been proposed in the literature to relax the problem to a convex one, whose solution may be identical or near to that of the original problem [12], [21]. The heuristic method developed in the studies in [12] and [13] has been widely used in the literature. This method suggests solving the following optimization problem instead of (34):

$$\begin{aligned} & \text{minimize } \|X\|_* \\ & \text{subject to } \mathcal{A}(X) = b \end{aligned} \quad (35)$$

where $\|X\|_*$ denotes the nuclear norm of matrix X (defined as the sum of the singular values of X). The main advantage of this heuristic method is that the optimization problem (35) is convex, and thus, its global solution can be efficiently found.

An important question arises as to when will the solutions of optimizations (34) and (35) coincide. To answer the raised question probabilistically, represent the linear map $\mathcal{A}(X)$ in the matrix form as $A \times \text{vec}(X)$, where $A \in \mathbf{R}^{m \times n_1 n_2}$ is a matrix and $\text{vec}(X)$ is a vector obtained from X by stacking up the columns of X . It is shown in [14] that, as m goes to infinity, the probability that optimizations (34) and (35) have the same solution is equal to one if the entries of matrix A are independently sampled from a zero-mean unit-variance Gaussian distribution. In other words, the aforementioned heuristic method works almost always correctly for a standard rank-minimization problem whose linear constraints are randomly generated using a Gaussian probability distribution.

The rank-minimization problems given in Theorems 1 and 3 can be handled using the heuristic method discussed earlier. As a result, the nuclear norm of matrices (4) and (28) should be minimized in the related optimization problems, instead of their ranks. In case this heuristic method leads to a rank greater than one for the optimization problem in Theorem 1 or $2(n-z)$ for the optimization problem in Theorem 3, there are two possibilities: 1) Problem 1 (or Problem 3) is infeasible, and 2) the heuristic method fails to find a solution with the minimum rank. One can use the necessary and sufficient condition derived in [14] to see if case 1) takes place, although this may be complicated. Note that, since the optimization problems in Theorems 1 and 3 are highly structured (partially due to the presence of fixed elements 1 and I as well as the Hamiltonian matrix in the constraints), these optimizations may be far from being a Gaussian random instance of a rank-minimization problem. Therefore,

they may not lie into the category of problems for which the aforementioned heuristic method almost always works correctly (note that the results developed in [14] are applicable to these optimizations because they can be transformed into the standard form (34) using the technique delineated therein).

An extensive simulation was done by the authors to test the efficiency of the nuclear norm heuristic method on different antenna problems. A number of important observations were made as follows.

- 1) The heuristic method works correctly all the time for the optimization problem in Theorem 3 if there are no constraints on v_1, v_2, \dots, v_z , i.e., if all constraints are on y_{in} .
- 2) Some of the design specifications may be violated a little if the heuristic method is applied to the optimization problem of Theorem 3, with some constraints on the output voltages v_1, v_2, \dots, v_z . For example, given an index $j \in \{1, 2, \dots, z\}$, the real part of the obtained voltage v_j that is required to belong to the interval $[\text{Re}\{v_j^d\} - \varepsilon_j, \text{Re}\{v_j^d\} + \varepsilon_j]$ might lie a bit off this range.
- 3) The nuclear norm heuristic method often fails to obtain a satisfactory result when applied to Theorem 1.

It is shown in the Appendix that Problem 1 is NP-complete, and since an NP-complete problem is well understood to be very hard to solve, it is commonly believed that a convex heuristic method (such as the aforementioned one) often fails to find a satisfactory solution. This might be the reason for observation 3).

E. Design Simplicity Versus Implementation Complexity

It is desired to compare Circuits 2, 3, and 4 in terms of their design and implementation. To this end, the main properties of these circuits can be summarized as follows.

- 1) The implementation of a control unit for Circuit 2 requires only $n-z$ switches, but finding the on/off status of every switch to satisfy the design specifications is an NP-complete problem. As a result, the synthesis of such a circuit can be extremely difficult when the number of switches, i.e., $n-z$, is greater than 30 (because the discrete space of all switching combinations has 2^{n-z} elements, which is a very large set if $n-z > 30$).
- 2) The implementation of a control unit for Circuit 3 requires about $0.5(n-z)^2$ components (e.g., resistors, capacitors, and inductors). This may make the implementation of such a controller difficult for some applications. Nonetheless, the synthesis of a passive control unit can be converted to an LMI feasibility problem, which can be efficiently handled even when $n-z$ is on the order of several thousands.
- 3) The implementation of a control unit for Circuit 4 requires only $n-z$ components. Hence, the number of components in the controller grows linearly with respect to the number of controllable ports (i.e., $n-z$), which is a useful property for large-scale systems. Even though the synthesis of such a controller is tantamount to a rank-minimization problem, it may be solved using a heuristic method (as mentioned earlier), particularly when there are not so many constraints on the output voltages.

The aforementioned discussion leads to the conclusion that, since the synthesis of Circuit 2 is very difficult even for moderate-sized systems, it is preferable to deploy either Circuit 3 or 4. In the case when it is desired to design a control unit online (as demanded in antenna applications due to the periodic change of the design specifications), Circuit 3 is a more suitable choice

compared to Circuit 4. However, the implementation of Circuit 4 is much simpler than that of Circuit 3 for large-scale systems.

Remark 2: To reduce the implementation complexity of Circuit 3, it is preferable to use a small subset of the $n - z$ controllable ports, if possible. More specifically, it might be possible to satisfy the design specifications only by controlling a few of the controllable ports. Hence, one can take the following strategy: check whether a passive control unit can be designed for port $z + 1$ to satisfy the design objectives (1); if not, verify the existence of a controller for ports $z + 1$ and $z + 2$; and continue this procedure up to the point where enough number of controllable ports are found whose passive control makes us meet the design specifications. This heuristic method can significantly reduce the implementation complexity.

F. Generalizations

Problems 1, 2, and 3 studied in this paper target a circuit synthesis, with the design specifications given in (1). However, the techniques developed here can be generalized to incorporate other types of design specifications. For example, assume that an output voltage v_p , where $p \in \{1, 2, \dots, z\}$, is required to be sufficiently weak, as demanded by antenna applications. This constraint can be formalized as $\|v_p\| \leq \tilde{\varepsilon}$, where $\|\cdot\|$ denotes the two norms and $\tilde{\varepsilon}$ is a given positive number. To account for this new design specification, the constraint

$$\|\mathbf{u}e_p\| \leq \varepsilon$$

should be added to the optimization problem of Theorem 1. Likewise, the constraint

$$\|[\mathbf{u}_1 \quad \mathbf{u}_2]e_p\| \leq \varepsilon$$

should be included in the optimization problems of Theorems 2 and 3. As another example, if one needs to design a control unit for Circuit 1 in the form of a decoupled *lossless* network, it suffices to replace the constraint $D_1 > 0$ with $D_1 = 0$ in the optimization problem of Theorem 3.

Unlike Theorems 1 and 3 that propose *minimization* problems, Theorem 2 offers a *feasibility* problem. In other words, there is no specific quantity in the feasibility problem of Theorem 2 that must be minimized (or maximized). This provides a degree of freedom in the underlying circuit synthesis. To be more precise, Theorem 2 can be employed to simultaneously solve Problem 2 and to minimize (maximize) some quantity of interest such as the consumed power at a specific port. This point will be illustrated in the next section through some simulations.

As another generalization, assume that the goal is to design a passive control unit with a prespecified structure. An example of this case is the filter shown in Fig. 4 whose control unit is structured in terms of the impedances Z_1 to Z_5 . To handle this problem, it suffices to employ Theorem 3 after the following slight modifications.

- 1) Replace the diagonality requirement of the matrix variables D_1 and D_2 with a desired pattern condition on these matrices, e.g., certain entries of these matrices must be zero according to the desired structure of the control unit being designed.
- 2) Replace the condition $D_1 > 0$ with the general passivity constraint (17).




Fig. 8. Antenna problem studied in Example 1.

IV. SIMULATION RESULTS

To illustrate the efficacy of the present work in the context of antenna design, note that most of the practical antenna problems deal with the optimization of the input impedance and/or the antenna gain via changing the geometry of the antenna. This is achieved in reality by means of inefficient heuristic algorithms. For instance, a PSO technique is deployed in [27] to optimize the antenna input impedance by varying its length, width, and feeding point. That algorithm was applied to a simple impedance matching problem with only three variables, which consumed more than 25 h to obtain the solution. This clearly shows that such algorithms are dramatically time consuming even for very small sized antenna problems. Two important practical examples will be studied in the sequel to demonstrate that more complicated antenna design problems with 12 and 90 variables can be solved on the order of seconds rather than hours using the method developed here.

Example 1: Consider the antenna configuration shown in Fig. 8, which consists of a transmitting dipole antenna (blue bar), a 3×3 array of metal plates (antenna parasitic elements), and a receiving dipole antenna located at the far field (green bar). There are 14 ports in this figure, which are as follows.

- 1) Port 1 acts as a receiving antenna sampling the radiation pattern of the transmitting antenna at a specific angle in the far field.
- 2) Ports 2 to 13 are intended to change the boundary condition of the transmitting antenna.
- 3) Port 14 corresponds to the transmitting antenna.

The objective is to find optimum impedance values for the parasitic elements such that the received power and the antenna input impedance satisfy a specific set of constraints. For this purpose, the circuit model of the antenna system is extracted at a desired frequency of 3.5 GHz (using localized differential lumped ports) by means of the EM software IE3D [24]. This model can be any of the circuits shown in Figs. 5–7, depending on how the impedances of the parasitic elements are designed. Note that n and z are equal to 13 and 1, respectively, in this example, and $v_{n+1} = v_{14} = 1$.

The three important goals in a typical antenna problem are the following: 1) received power maximization; 2) received power maximization under an input admittance constraint; and 3) input impedance matching. Tackling these problems is central to this example, which is carried out in the sequel.

TABLE I
MAXIMIZING THE RECEIVED POWER (EXAMPLE 1)

Objective function	Optimal value	Voltage at port 1	Directivity	Radiation efficiency	CPU time
$\text{Re}\{v_1\} + \text{Im}\{v_1\}$	0.0491	$-0.0126 - 0.0365i$	7.62dBi	84.72%	0.34sec
$\text{Re}\{v_1\} - \text{Im}\{v_1\}$	0.1423	$-0.0126 + 0.1297i$	6.81dBi	93.4%	0.55sec
$-\text{Re}\{v_1\} + \text{Im}\{v_1\}$	0.1902	$0.1536 - 0.0365i$	7.97dBi	85.41%	0.56sec
$-\text{Re}\{v_1\} - \text{Im}\{v_1\}$	0.2833	$0.1536 + 0.1297i$	8.17dBi	89.15%	0.63sec

TABLE II
MAXIMIZING THE RECEIVED POWER AFTER IMPOSING A CONSTRAINT ON THE INPUT IMPEDANCE OF THE ANTENNA (EXAMPLE 1)

Objective function	Optimal value	Voltage at port 1	Directivity	Radiation efficiency	CPU time
$\text{Re}\{v_1\} + \text{Im}\{v_1\}$	0.0432	$-0.0192 - 0.0240i$	7.34dBi	86.472%	0.78sec
$\text{Re}\{v_1\} - \text{Im}\{v_1\}$	0.0579	$-0.0192 + 0.0387i$	6.30dBi	90.15%	0.87sec
$-\text{Re}\{v_1\} + \text{Im}\{v_1\}$	0.0674	$0.0434 - 0.0240i$	6.56dBi	85.58%	0.86sec
$-\text{Re}\{v_1\} - \text{Im}\{v_1\}$	0.0821	$0.0434 + 0.0387i$	7.75dBi	89.3%	0.82sec

Considering the complex number v_1 as a real vector in \mathbf{R}^2 , one can notice that the power at the receiving antenna is proportional to the two-norm of v_1 raised to the second power. Since the maximization of the two-norm of a quantity is normally a nonconvex problem, it is desired to maximize the one-norm of v_1 , i.e., $|\text{Re}\{v_1\}| + |\text{Im}\{v_1\}|$. This suggestion is motivated by the close affinity between these two norms. Observe that the direct maximization of $|\text{Re}\{v_1\}| + |\text{Im}\{v_1\}|$ is again a nonconvex optimization problem. Nevertheless, one can alternatively perform four (convex) optimizations maximizing the quantities $\text{Re}\{v_1\} + \text{Im}\{v_1\}$, $\text{Re}\{v_1\} - \text{Im}\{v_1\}$, $-\text{Re}\{v_1\} + \text{Im}\{v_1\}$, and $-\text{Re}\{v_1\} - \text{Im}\{v_1\}$ and can then determine the maximum of the obtained solutions. Problem 2 is adopted to solve these optimization problems. The outcome of these convex optimization problems is summarized in Table I, which demonstrates that the optimal value of $|\text{Re}\{v_1\}| + |\text{Im}\{v_1\}|$ is equal to 0.2833, corresponding to an antenna directivity of 8.17 dBi and a radiation efficiency of 89.15%. It is interesting to note that this result is obtained by solving four convex optimization problems, each of which is handled by the software CVX [25] in a fraction of a second (the simulation was run on a computer with a Pentium IV 3.0 GHz and 3.62 GB of memory).

Now, assume that the objective is to maximize the power at the receiving antenna, which is subject to the constraint that the antenna input impedance is equal to the standard value of 50Ω . As before, this power is proportional to the two-norm of the output voltage v_1 raised to the second power. The nonconvexity of the underlying problem suggests maximizing the closely related term $|\text{Re}\{v_1\}| + |\text{Im}\{v_1\}|$. Similar to the previous case, four convex optimization problems are solved, and the results are summarized accordingly in Table II.

As the last scenario, the goal is to find a diagonal matrix Y such that the antenna input impedance is matched with the value of 50Ω . The heuristic method given in [13] was applied to Problem 3 to find the proper values for the diagonal matrices D_1 and D_2 (recall that $Y = D_1 + D_2i$). An appropriate solution was found as

$$D_1 = \text{diag}[0, 0.0026, 0.0026, 0.0070, 0.0070, 0.0026, 0.0026, 0.0138, 0.0134, 0.3252, 0.4268, 0.0136, 0.0123]$$

$$D_2 = \text{diag}[0, -0.0106, -0.0105, -0.0064, -0.0064, -0.0106, -0.0105, 0.0215, 0.0217, -0.0050, -0.0036, 0.0227, 0.0205]$$

which corresponds to the antenna directivity of 3.55 dBi.




Fig. 9. Antenna system studied in Example 2.

Example 2: A general consensus in the field of antenna design is that a satisfactory beamforming making nulls at an arbitrary number of directions is possible only when a sufficient number of (antenna) active elements are exploited in such a way that the size of the antenna array becomes several multiples of the wavelength. Many works in the past decade, e.g., [28] and [29], have concentrated on designing passive array antennas that are capable of making a null only at one direction. For instance, the study in [29] presents such a design based on a genetic algorithm whose running time is reported to be more than four weeks. Using the techniques developed in the present paper, the goal of this example is to disprove the foregoing belief. To be more precise, for the first time in the literature, we wish to design an on-chip antenna system with only one active element (antenna element) of the size equal to one wavelength such that the radiation pattern makes nulls at many undesired directions. This antenna design is accomplished in a few seconds.

Consider the $2 \text{ mm} \times 2 \text{ mm}$ antenna system shown in Fig. 9 consisting of a patch array with 90 controllable ports (shown by small squares), which is used for data transmission in the directions $15^\circ, 30^\circ, \dots, 150^\circ, 165^\circ$. To study the programming capability of this antenna, a receiving antenna is placed at each of these directions in the far field (at the distance of 20 multiples of the wavelength from this transmitting antenna) with a length of $140 \mu\text{m}$ and a fixed terminal impedance of 50Ω . The equivalent circuit model of this antenna configuration is extracted using the EM software IE3D [24], which consists of 102 ports, which are as follows.




Fig. 10. (a) Radiation pattern obtained by maximizing the received power at the direction 90° . (b) Radiation pattern obtained by maximizing the received power at the direction 45° . (c) Radiation pattern obtained by maximizing the received power at the direction 90° , which is subject to the constraints $v_1 = v_2 = v_3 = v_4 = v_8 = v_9 = v_{10} = v_{11} = 0$ (Example 2).

- 1) *Receiving or sensing ports (ports 1 to 11)*: These ports are located in the far field to capture the radiated power at the angles $15^\circ, 30^\circ, \dots, 150^\circ, 165^\circ$.
- 2) *Variable ports (ports 12 to 101)*: Every two adjacent patches in the X -direction are connected with a port, resulting in a total number of 90 ports, which are numbered from 12 to 101.
- 3) *Transmitting port (port 102)*: The transmitting port is located at the center of the transmitting antenna and is driven by a 300-GHz sinusoidal signal with a fixed amplitude of 1 V.

Three objectives will be pursued in this example as follows. Assume that the first objective is to transmit data at the direction 90° with the maximum power using a passive control of the antenna. This problem reduces to finding a passive controller for the antenna configuration that generates the maximum power for the output port 6. Using Theorem 2, this leads to the voltage $v_6 = 0.00303 - 0.002274i$. The corresponding radiation pattern of the antenna system is shown in Fig. 10(a). This figure shows that the antenna has an excellent beamforming capability. Indeed, while the goal was to maximize the power in one direction, the radiating power was greatly minimized in most of the remaining directions.

As the second objective, the intent is to steer the beam toward the direction 45° . Similar to the previous case, the point $v_3 = -0.00234 - 0.0030i$ is obtained with the radiation pattern shown in Fig. 10(b). The last objective is more interesting. We wish to transmit data to the direction 90° , with the maximum power subject to the constraint that a zero signal is sent to all of the directions ($15^\circ, 30^\circ, 45^\circ, 60^\circ, 120^\circ, 135^\circ, 150^\circ$, and 165°). Theorem 2 can be exploited to show that this highly constrained pattern shaping is possible. The optimal value $v_6 = -0.000866 + 0.000589i$ is attained, and the corresponding radiation pattern is shown in Fig. 10(c). An implication of this pattern is that the technique developed in this paper has made it possible to design a wavelength-size antenna system with only one active element so that its proper control makes a null at many undesired directions while maximizing the power at a desired direction. The reader can contrast the patterns derived here with similar ones in the literature (such as the ones reported in [28] and [29]), which radiate a high power in almost all directions

and make a null in at most one direction. Note that, despite the fact that the controllers designed in this example are not decoupled, one can verify that many elements of the obtained controllers are negligible, which facilitate their implementations.

V. CONCLUSION

This paper has studied a class of linear systems that appear in circuits, EMs, optics, etc. Given such a linear system, the objective is to design a controller for the circuit (system) such that some prescribed linear constraints on the input admittance and output voltages of the circuit are satisfied. It is shown that designing a switching controller for this circuit amounts to a rank-minimization problem, and it is indeed an NP-complete problem. Later on, the design of a passive controller is studied using the convex optimization theory. Since the implementation of a passive controller may be unacceptably complicated than a switching controller, the design of a simpler type of controller, named as *decoupled passive controller*, is also investigated. It is shown that this problem amounts to a rank-minimization one, which can be satisfactorily solved using a celebrated heuristic method. The results of the current work are developed based on available techniques in the control theory. As an important application, this paper has been exploited to design novel antenna systems with an outstanding performance.

APPENDIX

Consider an algorithm for a given decision problem that aims to find out whether the answer to this problem is “yes” or “no.” The notion of time complexity was introduced in the literature to evaluate the efficiency of such an algorithm. Informally speaking, time complexity measures the number of machine instructions executed during the running time of the algorithm as a function of the size of the input. An efficient algorithm must run in polynomial time. For instance, if an algorithm needs an exponential number of iterations, then as the size of the problem increases, the running time of the algorithm astronomically grows. The class of NP-complete problems categorizes those problems that are believed to be extremely difficult to solve. Indeed, there is no known polynomial-time algorithm that is used to solve an NP-complete problem, and moreover, if an algorithm is discovered to solve an NP-complete problem in polynomial time, then

$$Y_s = \begin{bmatrix} \begin{bmatrix} 1 & -1 & 0 \\ -1 & 0 & 1 \\ 0 & 1 & -1 \end{bmatrix} & \mathbf{0} & \cdots & \mathbf{0} \\ \mathbf{0} & \begin{bmatrix} 1 & -1 & 0 \\ -1 & 0 & 1 \\ 0 & 1 & -1 \end{bmatrix} & \cdots & \mathbf{0} \\ \vdots & \vdots & \ddots & \vdots \\ \mathbf{0} & \mathbf{0} & \cdots & \begin{bmatrix} 1 & -1 & 0 \\ -1 & 0 & 1 \\ 0 & 1 & -1 \end{bmatrix} \\ \begin{bmatrix} \alpha_1 & 0 & 0 \\ \alpha_1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} & \begin{bmatrix} \alpha_2 & 0 & 0 \\ \alpha_2 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} & \cdots & \begin{bmatrix} \alpha_m & 0 & 0 \\ \alpha_m & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \end{bmatrix} \begin{bmatrix} \begin{bmatrix} \alpha_1 & \alpha_1 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \\ \begin{bmatrix} \alpha_2 & \alpha_2 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \\ \vdots \\ \begin{bmatrix} \alpha_m & \alpha_m & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \\ \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 1 \end{bmatrix} \end{bmatrix} \mathbf{i} \quad (36)$$

the algorithm can be adapted to solve all NP problems in polynomial time [26]. It is desired to prove that the circuit switching problem posed in this paper (i.e., Problem 1) is an NP-complete problem. This is accomplished in the sequel.

Theorem 4: Problem 1 is NP-complete.

Proof: Assume that n can be written as $3m + 2$ for some natural number m , and assume that $z = m + 2$ (the technique being developed in the following can be adopted for other values of n). Recall that the present work considers output ports $\{1, 2, \dots, z\}$ as the ports of interest used in specifying the design objectives and ports $\{z + 1, \dots, n\}$ as the controllable ports connected to a control unit. To simplify the argument of the proof, assume with no loss of generality that ports $\{3k - 2, 3k | k = 1, 2, \dots, m\}$ are the controllable ports, and the rest of the ports are the ports whose voltages are used in defining the design specifications (a renumbering of the output ports converts the problem to the conventional one considered here). Let the matrix Y_s have a particular form given by (36), in which $\alpha_1, \alpha_2, \dots, \alpha_m$ are some arbitrary integers (see equation at the top of the page). It is worth mentioning that this type of Y_s corresponds to a lossless network. Impose the constraints

$$\begin{aligned} v_{3k-1} &= v_{\text{in}}, & \forall k \in \{1, 2, \dots, m\} \\ v_{3m+1} &= v_{\text{in}}, & v_{3m+2} = -v_{\text{in}} \end{aligned} \quad (37)$$

on the output voltages. The goal is to show that Problem 1 is NP-complete even for the special networks of the form (36) under the aforementioned constraints. Given a natural number $k \in \{1, 2, \dots, m\}$, the conditions in (37) lead to the equations

$$\begin{aligned} i_{3k-2} &= (v_{3k-2} - v_{\text{in}})\mathbf{i} \\ i_{3k-1} &= (-v_{3k-2} + v_{3k})\mathbf{i} \\ i_{3k} &= (-v_{3k} + v_{\text{in}})\mathbf{i}. \end{aligned}$$

Since port $3k - 1$ is not a controllable port, it follows from the design specifications in (1) that its current must be zero. In other words, $i_{3k-1} = 0$, or equivalently, $v_{3k-2} = v_{3k}$. On the other hand, the aforementioned equations yield that the switching condition $v_{3k-2}i_{3k-2} = 0$ is tantamount to the relation $v_{3k-2} \in \{0, v_{\text{in}}\}$. Thus, it can be concluded that

$$v_{3k-2} = v_{3k} \in \{0, v_{\text{in}}\}, \quad \forall k \in \{1, 2, \dots, m\}. \quad (38)$$

Moreover, since ports $3m + 1$ and $3m + 2$ are not controllable ports, their current must be zero, which gives rise to

$$0 = i_{3m+1} = \sum_{j=1}^m \alpha_j v_{3j-2}.$$

Note that the equality $i_{3m+2} = 0$ also leads to the aforementioned constraint. By using (38) and by letting v_{in} be equal to one, the aforementioned equation can be interpreted as follows: given the integers $\alpha_1, \alpha_2, \dots, \alpha_m$, is it possible to find a subset of these numbers with a zero sum? This problem is referred to as the *subset sum problem* and is known to be NP-complete [26]. This completes the proof. ■

REFERENCES

- [1] N. Nagai, *Linear Circuits, Systems, and Signal Processing: Advanced Theory and Applications*. New York: Marcel Dekker, 1990.
- [2] O. Brune, "Synthesis of a finite two terminal network whose driving-point impedance is a prescribed function of frequency," *J. Math. Phys.*, vol. 10, pp. 191–236, 1931.
- [3] K. S. Narendra and A. M. Annaswamy, *Stable Adaptive Systems*. New York: Dover, 2005.
- [4] J. Bao and P. L. Lee, *Process Control: The Passive Systems Approach*. New York: Springer-Verlag, 2007.
- [5] S. Boyd and L. Vandenberghe, *Convex Optimization*. Cambridge, U.K.: Cambridge Univ. Press, 2004.
- [6] P. A. Parrilo, "Structured semidefinite programs and semialgebraic geometry methods in robustness and optimization," Ph.D. dissertation, California Inst. Technol., Pasadena, CA, 2000.
- [7] L. Vandenberghe, S. Boyd, and A. El Gamal, "Optimizing dominant time constant in RC circuits," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 17, no. 2, pp. 110–125, Feb. 1998.
- [8] J. Harrison, "Formal synthesis of circuits with minimum noise figure using linear matrix inequalities," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 4, pp. 855–862, Apr. 2007.
- [9] H. G. Hoang, H. D. Tuan, and B. N. Vo, "Low-dimensional SDP formulation for large antenna array synthesis," *IEEE Trans. Antennas Propag.*, vol. 55, no. 6, pp. 1716–1725, Jun. 2007.
- [10] A. Babakhani, D. B. Rutledge, and A. Hajimiri, "Transmitter architectures based on near-field direct antenna modulation," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2674–2692, Dec. 2008.
- [11] A. Babakhani, D. B. Rutledge, and A. Hajimiri, "Near-field direct antenna modulation," *IEEE Microw. Mag.*, vol. 10, no. 1, pp. 36–46, Feb. 2009.
- [12] M. Fazel, H. Hindi, and S. Boyd, "A rank minimization heuristic with application to minimum order system approximation," in *Proc. Amer. Control Conf.*, Arlington, VA, 2001, pp. 4734–4739.
- [13] B. Recht, M. Fazel, and P. A. Parrilo, "Guaranteed minimum rank solutions to linear matrix equations via nuclear norm minimization," *SIAM Rev.* vol. 52, no. 3, pp. 471–501, 2010 [Online]. Available: <http://pages.cs.wisc.edu/~brecht/publications.html>

- [14] B. Recht, W. Xu, and B. Hassibi, "Null space conditions and thresholds for rank minimization," *Math. Program.* 2010 [Online]. Available: <http://pages.cs.wisc.edu/~brecht/publications.html>, to be published
- [15] J. M. Jin, *The Finite Element Method in Electromagnetics*. New York: Wiley, 1993.
- [16] R. F. Harrington, *Field Computation by Moment Methods*. Piscataway, NJ: IEEE Press, 1993.
- [17] K. S. Kunz and R. J. Luebbers, *The Finite Difference Method for Electromagnetics*. London, U.K.: CRC Press, 1993.
- [18] Y. Rahmat-Samii and E. Michielssen, *Electromagnetic Optimization by Genetic Algorithms*. New York: Wiley, 1999.
- [19] J. Robinson and Y. Rahmat-Samii, "Particle swarm optimization in electromagnetics," *IEEE Trans. Antennas Propag.*, vol. 52, no. 2, pp. 397–407, Feb. 2004.
- [20] B. K. Natarajan, "Sparse approximate solutions to linear systems," *SIAM J. Comput.*, vol. 24, no. 2, pp. 227–234, Apr. 1995.
- [21] K. M. Grigoriadis and E. B. Beran, "Alternating projection algorithms for linear matrix inequalities problems with rank constraints," in *Advances in Linear Matrix Inequality Methods in Control*. Philadelphia, PA: SIAM, 2000.
- [22] J. Löfberg, "A toolbox for modeling and optimization in MATLAB," in *Proc. CACSD Conf.*, Taipei, Taiwan, 2004.
- [23] S. Prajna, A. Papachristodoulou, P. Seiler, and P. A. Parrilo, *SOSTOOLS Sum of Squares Optimization Toolbox for MATLAB User's Guide*. Pasadena, CA: California Inst. Technol., 2004.
- [24] IE3D Electromagnetic Simulation and Optimization Software. Zeland Software Inc. [Online]. Available: www.zeland.com
- [25] M. Grant and S. Boyd, *Matlab Software for Disciplined Convex Programming* (Web Page and Software). 2009 [Online]. Available: <http://stanford.edu/~boyd/cvx>
- [26] B. Hayes, *Group Theory in the Bedroom, and Other Mathematical Diversions*. New York: Hill & Wang, 2008.
- [27] N. Jin and Y. Rahmat-Samii, "Parallel particle swarm optimization and finite-difference time-domain (PSO/FDTD) algorithm for multiband and wide-band patch antenna designs," *IEEE Trans. Antennas Propag.*, vol. 53, no. 11, pp. 3459–3468, Nov. 2005.
- [28] T. Ohira and K. Gyoda, "Electronically steerable passive array radiator antennas for low-cost analog adaptive beamforming," in *Proc. IEEE Int. Conf. Phased Array Syst. Technol.*, Dana Point, CA, 2000, pp. 101–104.
- [29] R. Schlub, J. Lu, and T. Ohira, "Seven-element ground skirt monopole ESPAR antenna design from a genetic algorithm and the finite element method," *IEEE Trans. Antennas Propag.*, vol. 51, no. 11, pp. 3033–3039, Nov. 2003.



Javad Lavaei (S'10) received the B.Sc. degree in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 2003 and the M.A.Sc. degree in electrical engineering from Concordia University, Montreal, QC, Canada, in 2007. He is currently working toward the Ph.D. degree in the Department of Control and Dynamical Systems, California Institute of Technology, Pasadena.

He has authored and coauthored more than 50 articles during his M.A.Sc. and Ph.D. studies. His research interests lie in the area of control theory and its applications in circuits, communications, networks, and energy systems.

Mr. Lavaei has had different professional activities. He was the Cochair of the Control & Robotics Symposium in the 23rd and 24th IEEE Canadian Conference on Electrical and Computer Engineering. He has won many awards such as the Governor General's Gold Medal given by the Government of Canada, North-eastern Association of Graduate Schools Master's Thesis Award, Postgraduate Scholarship from the Natural Sciences and Engineering Research Council of Canada, and Silver Medal in the International Mathematical Olympiad.



Aydin Babakhani received the B.S. degree in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 2003 and the M.S. and Ph.D. degrees in electrical engineering from the California Institute of Technology (Caltech), Pasadena, in 2005 and 2008, respectively.

He is an Assistant Professor with Department of Electrical and Computer Engineering, Rice University, Houston, TX.

Dr. Babakhani has received the Caltech Electrical Engineering Department's Charles Wilts Best Ph.D.

Thesis Prize for his work on near-field direct antenna modulation. From 2006 to 2008, he was the Vice Chair of the IEEE Microwave Theory and Techniques Society Metro LA/SFV Joint Sections MTT-S Chapter 17.1. He was the recipient of the Microwave Graduate Fellowship in 2007, Grand Prize in the Stanford–Berkeley–Caltech Innovators Challenge in 2006, Analog Devices Inc. Outstanding Student Designer Award in 2005, Caltech Special Institute Fellowship, and Atwood Fellowship in 2003. He was also the Gold Medal winner of the National Physics Competition in 1998 and the Gold Medal winner of the 30th International Physics Olympiad in 1999 in Padova, Italy.



Ali Hajimiri received the B.S. degree in electronics engineering from the Sharif University of Technology, Tehran, Iran, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1996 and 1998, respectively.

He was a Design Engineer with Philips Semiconductors, where he worked on a BiCMOS chipset for GSM and cellular units from 1993 to 1994. In 1995, he was with Sun Microsystems, where he worked on the UltraSPARC microprocessor's cache RAM design methodology. During the summer of 1997, he was with Lucent Technologies (Bell Labs), Murray Hill, NJ, where he investigated low-phase-noise integrated oscillators. In 1998, he joined the Faculty of California Institute of Technology (Caltech), Pasadena, where he is currently the Thomas G. Myers Professor of electrical engineering and the Director of the Microelectronics Laboratory. He cofounded Axiom Microdevices Inc. in 2002, which has shipped more than 50 million fully-integrated CMOS PAs and which was acquired by Skyworks Inc. in 2009. He is the author of *The Design of Low Noise Oscillators* (Boston, MA: Springer, 1999), and he has authored and coauthored more than 100 refereed journal and conference technical articles. He holds more than three dozens of U.S. and European patents. His research interests are high-speed and RF integrated circuits for applications in sensors, biomedical devices, and communication systems.

Dr. Hajimiri was part of the top 100 innovators (TR100) list in 2004. He has served as a Distinguished Lecturer of the IEEE Solid-State and Microwave Societies. He is the recipient of Caltech's Graduate Students Council Teaching and Mentoring award as well as the Associated Students of Caltech Undergraduate Excellence in Teaching Award. He was the Gold Medal winner of the National Physics Competition and the Bronze Medal winner of the 21st International Physics Olympiad in Groningen, Netherlands. He was a corecipient of the IEEE JOURNAL OF SOLID-STATE CIRCUITS Best Paper Award in 2004 and the International Solid-State Circuits Conference (ISSCC) Jack Kilby Outstanding Paper Award, a two-time corecipient of the CICC best paper award, and a three-time winner of the IBM faculty partnership award as well as the National Science Foundation CAREER award and Okawa Foundation award. He has served on the Technical Program Committee of the ISSCC and on the Guest Editorial Board of the Transactions of Institute of Electronics, Information and Communication Engineers of Japan. He is a member of the Technical Program Committees of the International Conference on Computer Aided Design. He has served as an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS, as an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS: PART-II, and as a Guest Editor of the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES.



John C. Doyle received the B.S. and M.S. degrees in electrical engineering from the Massachusetts Institute of Technology, Cambridge, in 1977 and the Ph.D. degree in math from the University of California, Berkeley, in 1984.

He is currently the John G. Braun Professor of control and dynamical systems, electrical engineering, and bioengineering with the California Institute of Technology, Pasadena. His early works were in the mathematics of robust control, including LQG robustness, (structured) singular value analysis, and H-infinity plus recent extensions to nonlinear and hybrid systems. His current research interests are in the theoretical foundations for complex networks in engineering and biology, focusing on architecture, and for multiscale physics.

Dr. Doyle was the recipient of the IEEE Baker Paper Award, the IEEE Automatic Control Transactions Axelby Paper Award (twice), and the best conference papers in ACM Sigcomm and AACC American Control Conference. He was also the recipient of AACC Eckman and IEEE Control Systems Field and Centennial Outstanding Young Engineer Awards. He has held national and world records and championships in various sports.