Rice University logoGeorge R. Brown School of Engineering
 
Electrical and Computer Engineering
 
 

Joseph R. Cavallaro - RESEARCH


 

Professor Cavallaro, in collaboration with Professor Aazhang, is developing parallel architectures for code division multiple access (CDMA) wireless communication systems. This involves the use of parallel arrays of DSP/FPGA processors and custom VLSI processor architectures.

Full length biography is available in pdf

Current Projects

Wireless LAN and MIMO FPGA Testbed

At Rice, the research focus is in new communication architectures that reconfigure based on the network availability, channel conditions and data rate requirements of a handset. The prototype architectures contain custom signal processing algorithms for the physical layer of wireless communication systems and are being implemented on Field Programmable Gate Array (FPGA) chips connected to high speed digital to analog (D/A) and analog to digital (A/D) converters. The digital baseband is then connected to custom RF radios in the 2.4 GHz ISM band. Realistic wireless channel conditions can be included through the use of real-time channel emulators in the Rice CMC Lab.

Furthermore, by designing algorithms with multiple transmit and receive antennae, we are developing new communications coding and feedback methods for high data rate wireless access. The new algorithms will be prototyped on the reconfigurable baseband platform, and stress tested in different wireless configurations for their robustness, performance limits and power efficiency. Initial stages in the prototyping of MIMO systems are underway.

The wireless research activities are continuing in the CMC lab with the new WARP testbed, see cmc.rice.edu and warp.rice.edu

VLSI Signal Processing Research

The VLSI Signal Processing for Communications Group is presently involved in a number of projects to improve the real-time performance of parallel algorithms for wireless communication systems. The results of these projects are important for the development of the next generation of cellular mobile telephones. Support for this work has been provided by the National Science Foundation, the State of Texas, National Instruments, Texas Instruments, and Nokia Corporation.

Previous work in the group has been in the area of special-purpose architectures for matrix factorizations, including the Singular Value Decomposition (SVD). Computer arithmetic algorithms and their VLSI realizations, especially the CORDIC (Coordinate Rotation Digital Computer) algorithms, have been applied to the SVD. Applications of these architectures have included the inverse kinematics problem for the control of redundant robot manipulators.

Completed Projects

Gnomes Sensor Network Testbed
The Gnomes Sensor Network was composed of low-cost custom nodes designed and built at Rice University. Each node contains a Texas Instruments microcontroller, sensors and a wireless communications devices (typically Bluetooth). The Gnomes node has both battery and solar cells for power and can also be outfitted with a GPS receiver for position information. Low-power operation is one of the primary goals of Gnomes. Applications include remote monitoring of structures in collaboration with the Civil Engineering Department.
See http://www.ece.rice.edu/~cavallar/cmclab/

ECE CMC WARP Rice

U