[Go to
first
,
previous
,
next
page]
5 Circuit Layout
5.1 Plots of Low-level Cells
Four-input AND gate
Simple inverter
Static latch
One bit from the register file
Signal amplification buffer
Exclusive-OR
[Go to
first
,
previous
,
next
page]
