



Elec 422: VLSI Design I  
 Homework 5 Problem 1 Solution

Problem 1: RC Timing Analysis




ASSUME ONE NDC, ONE PDC, ONE POLYC NEAR EACH OUTPUT NODE.

APPROXIMATE RC MODEL WITH PARALLEL CAPACITORS TO GROUND. SEPARATE MODEL FOR NOROUT AND INVOUT



(2)

ASSUME EACH TRANSISTOR HAS A LUMPED RESISTANCE AND CAPACITANCE TO GROUND.



SIMILAR TO "CRYSTAL" ANALYSIS OF EACH STAGE. APPROXIMATE CAPACITANCE RELATED TO "SIZE" OF TRANSISTOR.

$C_{PGATE}$  OR  $C_{NGATE}$  OR

$C_{GATE}$  RELATED TO AREA OF GATE

WITH  $1 C_g$  UNIT PER  $4\lambda^2$  [BASED ON  $2\lambda \times 2\lambda$  MIN GATE]

$$C_{GATE} = \frac{L \times W}{4\lambda^2} C_g = \frac{2\lambda \times 2\lambda}{4\lambda^2} C_g = 1 C_g$$

$C_{GATE} \approx 12$  fF FOR 2 TO 3  $\mu$ m CMOS "PROCESS"

$C_{SOURCE}$  OR  $C_{DRAIN}$  IS APPROXIMATELY RELATED TO WIDTH OF TRANSISTOR CHANNEL AND DIFFUSION


$$C_{PFET} \text{ OR } C_{NFET} \approx C_{SOURCE} = W \times \frac{0.5 C_g}{\lambda}$$

$$C_{PFET} \text{ OR } C_{NFET} = 2\lambda \times \frac{0.5 C_g}{\lambda} = 1 C_g = 12 \text{ fF}$$

(33)

$C_{NOROUT}$  IS RELATED TO CAPACITANCES DIRECTLY CONNECTED TO NOROUT NODE IN APPROXIMATE RC ANALYSIS  
IGNORE CAPACITANCE BEYOND TRANSISTORS.

FROM FIG 2.



$$C_{NOROUT} = C_{PULLUP} + C_{CONTACT} + C_{PULLDOWN} + C_{LOAD}$$

$$C_{PULLUP} = 1 C_{PFET} = 1 C_g$$

$$C_{CONTACT} = 1 C_{PDC} + 1 C_{NDC} + 1 C_{POLYC}$$

WHERE EACH 4x4 MAGIC CONTACT HAS A 2x2 CUT REGION

$$C_{CONTACT} = 1.5 + 2.0 + 0.25 = 3.75 C_g$$

THESE NUMBERS ARE VERY CONSERVATIVE

④


$$C_{\text{PULLDOWN}} = 2 C_{\text{NFET}} = 2 C_g$$

$$C_{\text{LOAD}} = \text{INVERTER GATES} = 1 C_{\text{NGATE}} + 1 C_{\text{PGATE}}$$

$$C_{\text{LOAD}} = 2 C_g$$

$$\begin{aligned} C_{\text{NOROUT}} &= 1 C_g + 3.75 C_g + 2 C_g + 2 C_g \\ &= 8.75 C_g \end{aligned}$$

$$C_{\text{NOROUT}} = 8.75 C_g \times 12 \frac{\text{pF}}{C_g} = 105 \text{ fF}$$



$R_{\text{NORRISE}} = 2 \text{ PFET PULLUPS}$   
IN SERIES PASSING A "1"  
OR  $V_{\text{DD}}$  TO  $\text{NOROUT}$ .


$$\begin{aligned} R_{\text{NORRISE}} &= 2 \times \frac{L}{W} \times 2R = 2 \times \frac{2\lambda}{2\lambda} \times 2R \\ &= 4R \times 14 \frac{\text{K}\Omega}{R} = 56 \text{ K}\Omega \end{aligned}$$

$$\begin{aligned} T_{\text{NORRISE}} &= R_{\text{NORRISE}} \times C_{\text{NOROUT}} \\ &= 56 \text{ K}\Omega \times 105 \text{ fF} \end{aligned}$$

$$T_{\text{NORRISE}} = 5.88 \text{ ns NANoseconds}$$

5

$R_{NORFALL}$  IS 2 NFET PULLDOWNS  
IN PARALLEL PASSING  
A "0" FROM GND TO  
NOROUT.



$$R_{NFET} = \frac{L}{W} \times R = \frac{2\lambda}{2\lambda} \times R = R$$

$$R_{NFET} = 14 K\Omega$$

IF BOTH ARE CONDUCTING, THEN  
 $R_{NORFALL} = 7 K\Omega$  FROM PARALLEL COMBINATION

WORST CASE WHEN ONLY ONE NFET  
IS ON. CONSIDER THIS WORST CASE, SO

$$R_{NORFALL} = 1 R_{NFET} = 14 K\Omega$$


$$T_{NORFALL} = R_{NORFALL} \times C_{NOROUT}$$

$$= 14 K\Omega \times 105 fF$$

$$T_{NORFALL} = 1.470 ns$$

(6)

INVOUT FROM FIG 2.



$$C_{INVOUT} = C_{PULLUP} + C_{CONTACT} + C_{PULLDOWN} + C_{LOAD}$$

$$C_{PULLUP} = 1 C_{PFET} = 1 C_g$$

$$C_{CONTACT} = 1 C_{pDC} + 1 C_{nDC} + 1 C_{POLY} \\ = 1.5 + 2.0 + 0.25 = 3.75 C_g$$

$$C_{PULLDOWN} = 1 C_{NFET} = 1 C_g$$

$$C_{LOAD} = 2 C_g$$

$$C_{INVOUT} = 1 C_g + 3.75 C_g + 1 C_g + 2 C_g \\ = 7.75 C_g$$

$$C_{INVOUT} = 7.75 C_g \times \frac{12 fF}{C_g} = 93 fF$$

(7)




$R_{INVRISE} = 1 \text{ PFET PULLUP}$

$$R_{INVRISE} = 1 \times \frac{2\lambda}{2\lambda} \times 2R = 2R \times \frac{14K\Omega}{R} = 28K\Omega$$

$$T_{INVRISE} = R_{INVRISE} \times C_{INVOUT}$$

$$= 28K\Omega \times 93fF = 2.604 \text{ ns}$$



$R_{INVFALL} = 1 \text{ NFET PULLDOWN}$

$$R_{INVFALL} = 1 \times \frac{2\lambda}{2\lambda} \times R = 1R \times \frac{14K\Omega}{R} = 14K\Omega$$

$$T_{INVFALL} = R_{INVFALL} \times C_{INVOUT}$$

$$= 14K\Omega \times 93fF = 1.302 \text{ ns}$$

---

TOTAL TIMES THROUGH NOR + INV.

$$T_{NORFALL} + T_{INVRISE} = 4.074 \text{ ns}$$

$$T_{NORRISE} + T_{INVFALL} = 7.182 \text{ ns}$$