ASAP 2004 IEEE 15th International Conference on Application-specific Systems, Architectures and Processors Moody Gardens, Galveston, Texas September 27-29, 2004 http://www.ece.rice.edu/asap2004/

Monday, 27 September 2004

• "Modeling and Scheduling Parallel Data Flow Systems using Structured Systems of Recurrence Equations"
  François Charot, Madeleine Nyamsi, Charles Wagner
  Irisa, Campus de Beaulieu, France
  Patrice Quinton, IRISA, Rennes, France
  
  
• "Resource Constrained and Speculative Scheduling of an Algorithm Class with Run-Time Dependent Conditionals"
  Frank Hannig and Jürgen Teich
  University of Erlangen-Nuremberg, Germany
  
  
• "CHARMED: A Multi-objective Co-synthesis Framework for Multi-mode Embedded Systems"
  Vida Kianzad and Shuvra Bhattacharyya
  University of Maryland - College Park
  
  
• "Reliability-Aware Co-synthesis for Embedded Systems"
  Yuan Xie, Lin Li, Mahmut Kandemir, Narayanan Vijaykrishnan, and Mary Jane Irwin
  Pennsylvania State University
  
  

• "Complex Square Root with Operand Prescaling"
  Milos Ercegovac, University of California at Los Angeles
  Jean-Michel Muller, Ecole Normale Supérieure de Lyon, France
  
  
• "Parallel Montgomery Multipliers"
  Moboluwaji Sanu, Earl Swartzlander, Jr., and Craig Chase
  The University of Texas at Austin
  
  
• "Improved-Throughput Networks of Basic On-line Arithmetic Modules for DSP Applications"
  Alexandre F. Tenca, Ajay C. Shantilal, and Mohammed H. Sinky
  Oregon State University
  
  
• "Decimal Floating-Point Division Using Newton-Raphson Iteration"
  Liang-Kai Wang and Michael J. Schulte
  University of Wisconsin-Madison
  
  

• "A Public-key Cryptographic Processor for RSA and ECC"
  Hans Eberle, Nils Gura, Sheueling Chang Shantz, Vipul Gupta, Leonard Rarick
  Sun Microsystems Laboratories
  Shreyas Sundaram, University of Waterloo, Canada
  
  
• "Architectural Support for Arithmetic in Optimal Extension Fields"
  Johann Großschädl, Graz University of Technology, Austria
  Sandeep S. Kumar, and Christof Paar, Ruhr University of Bochum, Germany
  
  
• "Evaluating Instruction Set Extensions for Fast Arithmetic on Binary Finite Fields"
  A. Murat Fiskiran and Ruby B. Lee
  Princeton University
  
  
• "Efficient Processing of Color Image Sequences Using a Color-Aware Instruction Set on Mobile Systems"
  Jongmyon Kim and D. Scott Wills
  Georgia Institute of Technology
  
  

Tuesday, 28 September 2004

• "Binary Multiplication Based on Single Electron Tunneling"
  Casper Lageweg, Sorin Cotofana, and Stamatis Vassiliadis
  Delft University of Technology, The Netherlands
  
  
• "A Novel Highly Reliable Low-Power Nano Architecture When von Neumann Augments Kolmogorov"
  Valerieu Beiu
  Washington State University
  
  

• "Register Organization for Enhanced On-Chip Parallelism"
  Rama Sangireddy
  University of Texas at Dallas
  
  
• "Design and Evaluation of Network-based Asynchronous Architecture for Cryptographic Devices"
  Ljiljana Dilparic and D. K. Arvind
  University of Edinburgh, United Kingdom
  
  
• "Common Subexpression Elimination Involving Multiple Variables for Linear DSP Synthesis"
  Anup Hosangadi, University of California, Santa Barbara
  Farzan Fallah, Fujitsu Laboratories of America, Inc.
  Ryan Kastner, University of California, Santa Barbara
  
  
• "Optimizing the Memory Bandwidth with Loop Morphing"
  J. Gomez, P. Marchal, S. Verdoorlaege, L. Pinuel, and F. Catthoor
  IMEC, Belgium
  
  
• "Switching-Activity Minimization on Instruction-level Loop Scheduling for VLIW DSP Applications"
  Zili Shao, Qingfeng Zhuge, University of Texas at Dallas
  Bin Xiao, Hong Kong Polytechnic University
  Edwin H-M. Sha, University of Texas at Dallas
  
  

• "A Digit-Serial Algorithm for the Discrete Logarithm Modulo 2^k"
  Alex Fit-Florea and David Matula
  Southern Methodist University
  
  
• "An Algorithm and Hardware Architecture for Integrated Modular Division and Multiplication in GF(p) and GF(2ⁿ)"
  Loái A. Tawalbeh and Alexandre F. Tenca
  Oregon State University
  
  
• "Detecting Faults in Four Symmetric Key Block Ciphers"
  L. Breveglieri, Politecnico di Milano, Italy
  I. Koren, University of Massachusetts at Amherst
  P. Maistri, Politecnico di Milano, Italy
  
  
• "A Low-Power Carry Skip Adder with Fast Saturation"
  Michael Schulte, Sandbridge Technologies, Inc. and University of Wisconsin-Madison,
  Kai Chirca, John Glossner, Sandbridge Technologies, Inc., and Delft University of Technology, The Netherlands,
  H. Wang, Sandbridge Technologies, Inc.,
  Suman Mamidi, Sandbridge Technologies, Inc. and University of Wisconsin-Madison,
  Pablo Balzola, Sandbridge Technologies, Inc.,
  Stamatis Vassiliadis, Delft University of Technology, The Netherlands
  
  

• "A Hierarchical Classification Scheme to Derive Interprocess Communication in Process Networks"
  Alexandru Turjan, Bart Kienhuis, and Ed Deprettere
  Leiden University, The Netherlands
  
  
• "Efficient On-Chip Communications for Data-Flow IPs"
  Antoine Fraboulet, Citi, Insa-Lyon, France
  Tanguy Risset, Inria, ENS-Lyon, France
  
  
• "Automatic Synthesis of Customized Local Memories for Multicluster Application Accelerators"
  Manjunath Kudlur, Kevin Fan, Michael Chu, and Scott Mahlke
  University of Michigan
  
  
• "Optimized Data-Reuse in Processor Arrays"
  Sebastien Siegel and Renate Merker
  Dresden University of Technology, Germany
  
  

Wednesday, 29 September 2004

• "Hyper-Programmable Architectures for Adaptable Networked Systems"
  Gordon Brebner, Phil James-Roxby, Eric Keller, and Chidamber Kulkarni
  Xilinx Research Laboratories
  
  
• "Programming Transparency and Portable Hardware Interfacing: Towards General-Purpose Reconfigurable Computing"
  Miljan Vuletic, Laura Pozzi, and Paolo Ienne
  Swiss Federal Institute of Technology Lausanne, Switzerland
  
  

• "Families of FPGA-Based Algorithms for Approximate String Matching"
  Tom Van Court and Martin C. Herbordt
  Boston University
  
  
• "Biosequence Similarity Search on the Mercury System"
  Praveen Krishnamurthy, Jeremy Buhler, Roger Chamberlain, Mark Franklin, Kwame Gyang, and Joseph Lancaster
  Washington University in St. Louis
  
  
• "Stride Permutation Networks for Array Processors"
  Tuomas Järvinen, Perttu Salmela, Harri Sorokin, and Jarmo Takala
  Tampere University of Technology, Finland
  
  
• "A Packet Scheduling Algorithm for IPSec Multi-Accelerator Based Systems"
  Fabien Castanier, ST Microelectronics, Italy
  Alberto Ferrante, Vincenzo Piuri, University of Milan, Italy
  
  
• "Design of the QBIC Wearable Computing Platform"
  Oliver Amft, Michael Lauffer, Stijn Ossevoort, Fabrizio Macaluso, Paul Lukowicz, and Gerhard Tröester
  ETH Zürich, Switzerland
  
  

Comments/questions on this page to Joseph Cavallaro at cavallar@rice.edu