VLSI Design Project

Project : Implementation of 8-bit ALU

Want to RELOAD ?

By: Aparna Ambani , Josh Roper , Gary Herd

PIN Level Diagram

BLOCK Level Diagram

State Diagram .

System Timing Diagram

Logic Diagrams

Adder/Subtractor Unit (CLA) .

Cell Hierarchy

Magic Layouts

Chip testing

Click here to look at other class projects

And as a VISITOR , you are .